CYW255OXCT

更新时间： 2024-02-21 00:00:29

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		动态存储器双倍数据速率
页数	文件大小	规格书
10页	256K
描述
200-MHz 24-Output Buffer for 4 DDR or 3 SDRAM DIMMS

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CYW255OXCT 数据手册

W255

Pin Summary

Pin Name

Pins

Pin Description

SEL_DDR

Input to configure for DDR-ONLY mode or STANDARD SDRAM

mode.

1 = DDR-ONLY mode.

0 = STANDARD SDRAM mode.

When SEL_DDR is pulled HIGH or configured for DDR-ONLY mode, pin

4, 5, 6, 7, 10, 11,15, 16, 19, 20, 21, 22, 27, 28, 29, 30, 33, 34, 38, 39,

42, 43, 44 and 45 will be configured as DDR outputs.

Connect VDD3.3_2.5 to a 2.5V power supply in DDR-ONLY mode.

When SEL_DDR is pulled LOW or configured for STANDARD SDRAM

output, pin 4, 5, 6, 7, 10, 11, 15, 16, 19 and 20, 21, 22 will be configured

as STANDARD SDRAM outputs.Pin 27, 28, 29, 30, 33, 34, 38, 39, 42,

43, 44 and 45 will be configured as DDR outputs.

Connect VDD3.3_2.5 to a 3.3V power supply in STANDARD SDRAM

mode.

SCLK

SDATA

BUF_IN

SMBus clock input

SMBus data input

Reference input from chipset. 2.5V input for DDR-ONLY mode; 3.3V

input for STANDARD SDRAM mode.

FBOUT

Feedback clock for chipset. Output voltage depends on VDD3.3_2.5V.

PWR_DWN#

Active LOW input to enable power-down mode; all outputs will be

pulled LOW.

DDR[6:11]T

DDR[6:11]C

28, 30, 34, 39, 43, 45

27, 29, 33, 38, 42, 44

Clock outputs. These outputs provide copies of BUF_IN.

Clock outputs. These outputs provide complementary copies of

BUF_IN.

DDR[0:5]T_SDRAM 4, 6, 10, 15, 19, 21

[10,0,2,4,6,8]

Clock outputs. These outputs provide copies of BUF_IN. Voltage swing

depends on VDD3.3_2.5 power supply.

DDR[0:5]C_SDRAM 5, 7, 11, 16, 20, 22

[11,1,3,5,7,9]

Clock outputs. These outputs provide complementary copies of

BUF_IN when SEL_DDR is active. These outputs provide copies of

BUF_IN when SEL_DDR is inactive. Voltage swing depends on

VDD3.3_2.5 power supply.

VDD3.3_2.5

2, 8, 12, 17, 23

32, 37, 41, 47

Connect to 2.5V power supply when W255 is configured for

DDR-ONLY mode. Connect to 3.3V power supply, when W255 is

configured for standard SDRAM mode.

2.5V voltage supply

VDD2.5

GND

3, 9, 14, 18, 26, 31, 35, 40, 46 Ground

Document #: 38-07255 Rev. *D

Page 2 of 10

123 4 5 6 7...10

下载PDF

与CYW255OXCT相关器件

型号	品牌	描述	获取价格	数据表
CYW256OXC	SPECTRALINEAR	12 Output Buffer for 2 DDR and 3 SRAM DIMMS	获取价格
CYW256OXC	CYPRESS	12 Output Buffer for 2 DDR and 3 SRAM DIMMS	获取价格
CYW256OXCT	CYPRESS	12 Output Buffer for 2 DDR and 3 SRAM DIMMS	获取价格
CYW256OXCT	SPECTRALINEAR	12 Output Buffer for 2 DDR and 3 SRAM DIMMS	获取价格
CYW305OXC	SPECTRALINEAR	Frequency Controller with System Recovery for Intel Integrated Core Logic	获取价格
CYW305OXC	CYPRESS	Frequency Controller with System Recovery for Intel Integrated Core Logic	获取价格