5秒后页面跳转
CY8C4128LQI-BL543 PDF预览

CY8C4128LQI-BL543

更新时间: 2024-09-19 15:30:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 外围集成电路
页数 文件大小 规格书
47页 4583K
描述
Multifunction Peripheral, CMOS, QFN-56

CY8C4128LQI-BL543 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:QFN-56Reach Compliance Code:compliant
ECCN代码:5A992.BHTS代码:8542.31.00.01
风险等级:2.18地址总线宽度:
边界扫描:NO总线兼容性:I2C; IRDA; SPI; UART
外部数据总线宽度:JESD-30 代码:S-XQCC-N56
长度:7 mmI/O 线路数量:38
串行 I/O 数:端子数量:56
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HQCCN
封装等效代码:LCC56,.27SQ,16封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUGRAM(字数):16384
座面最大高度:0.6 mm最大供电电压:5.5 V
最小供电电压:1.71 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:NO LEAD
端子节距:0.4 mm端子位置:QUAD
宽度:7 mmuPs/uCs/外围集成电路类型:MULTIFUNCTION PERIPHERAL
Base Number Matches:1

CY8C4128LQI-BL543 数据手册

 浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第2页浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第3页浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第4页浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第5页浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第6页浏览型号CY8C4128LQI-BL543的Datasheet PDF文件第7页 
PSoC® 4: PSoC 4XX8 BLE 4.2  
Family Datasheet  
Programmable System-on-Chip (PSoC®)  
General Description  
PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an  
ARM® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The  
PSoC 4XX8 BLE 4.2 product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low  
Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS). The other features include digital programmable logic,  
high-performance analog-to-digital conversion (ADC), opamps with Comparator mode, and standard communication and timing  
peripherals. The programmable analog and digital subsystems allow flexibility and in-field tuning of the design.  
Features  
32-bit MCU Subsystem  
Capacitive Sensing  
48-MHz ARM Cortex-M0 CPU with single-cycle multiply and  
DMA  
Cypress Capacitive Sigma-Delta (CSD) provides best-in-class  
SNR (>5:1) and liquid tolerance  
Up to 256 KB of flash with Read Accelerator  
Up to 32 KB of SRAM  
Cypress-supplied software component makes capacitive  
sensing design easy  
Automatic hardware tuning algorithm (SmartSense™)  
BLE Radio and Subsystem  
BLE 4.2 support  
Segment LCD Drive  
LCD drive supported on all pins (common or segment)  
Operates in Deep Sleep mode with four bits per pin memory  
2.4-GHz RF transceiver with 50-antenna drive  
Digital PHY  
Serial Communication  
Link-Layer engine supporting master and slave modes  
RF output power: –18 dBm to +3 dBm  
RX sensitivity: –92 dBm  
Two independent run-time reconfigurable serial communi-  
cation blocks (SCBs) with reconfigurable I2C, SPI, or UART  
functionality  
RX current: 18.7 mA  
Timing and Pulse-Width Modulation  
TX current: 16.5 mA at 0 dBm  
RSSI: 1-dB resolution  
Four 16-bit timer/counter pulse-width modulator (TCPWM)  
blocks  
Programmable Analog  
Center-aligned, Edge, and Pseudo-random modes  
Four opamps with reconfigurable high-drive external and  
high-bandwidth internal drive, Comparator modes, and ADC  
input buffering capability. Can operate in Deep Sleep mode.  
Comparator-based triggering of Kill signals for motor drive and  
other high-reliability digital logic applications  
Up to 36 Programmable GPIOs  
7 mm × 7 mm 56-pin QFN package  
76-ball CSP package  
12-bit, 1-Msps SAR ADC with differential and single-ended  
modes; Channel Sequencer with signal averaging  
Two current DACs (IDACs) for general-purpose or capacitive  
sensing applications on any pin  
Any GPIO pin can be CapSense, LCD, analog, or digital  
Two low-power comparators that operate in Deep Sleep mode  
Two overvoltage-tolerant (OVT) pins; drive modes, strengths,  
and slew rates are programmable  
Programmable Digital  
PSoC Creator™ Design Environment  
Four programmable logic blocks called universal digital blocks,  
(UDBs), each with eight macrocells and data path  
Integrated Design Environment (IDE) provides schematic  
design entry and build (with analog and digital automatic  
routing)  
Cypress-provided peripheral component library, user-defined  
state machines, and Verilog input  
API components for all fixed-function and programmable  
peripherals  
Power Management  
Active mode: 1.7 mA at 3-MHz flash program execution  
Industry-Standard Tool Compatibility  
Deep Sleep mode: 1.5 µA with watch crystal oscillator (WCO)  
on  
After schematic entry, development can be done with  
ARM-based industry-standard development tools  
Hibernate mode: 150 nA with RAM retention  
Stop mode: 60 nA  
Cypress Semiconductor Corporation  
Document Number: 002-09848 Rev. *C  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised September 16, 2016  

与CY8C4128LQI-BL543相关器件

型号 品牌 获取价格 描述 数据表
CY8C4128LQI-BL543T INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL553 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C4128LQI-BL553 INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL553T INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL563 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C4128LQI-BL563 INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL563T INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL573 CYPRESS

获取价格

Programmable System-on-Chip (PSoC®)
CY8C4128LQI-BL573 INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+
CY8C4128LQI-BL573T INFINEON

获取价格

32位PSoC™ 4 Arm® Cortex®-M0/M0+