5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> CY7C474-40JC
CY7C474-40JC PDF预览

CY7C474-40JC

更新时间： 2024-11-27 00:01:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 先进先出芯片
页数 文件大小 规格书
15页 272K
描述
8K x 9 FIFO, 16K x 9 FIFO 32K x 9 FIFO with Programmable Flags

阅读下载

中文翻译

获取价格

CY7C474-40JC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFJ包装说明：PLASTIC, LCC-32
针数：32Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.32.00.71
风险等级：5.87最长访问时间：40 ns
其他特性：RETRANSMIT最大时钟频率 (fCLK)：20 MHz
周期时间：50 nsJESD-30 代码：R-PQCC-J32
JESD-609代码：e0长度：13.97 mm
内存密度：294912 bit内存集成电路类型：OTHER FIFO
内存宽度：9功能数量：1
端子数量：32字数：32768 words
字数代码：32000工作模式：ASYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：32KX9输出特性：3-STATE
可输出：NO封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装等效代码：LDCC32,.5X.6
封装形状：RECTANGULAR封装形式：CHIP CARRIER
并行/串行：PARALLEL峰值回流温度（摄氏度）：225
电源：5 V认证状态：Not Qualified
座面最大高度：3.55 mm最大待机电流：0.02 A
子类别：FIFOs最大压摆率：0.07 mA
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：11.43 mm
Base Number Matches：1

CY7C474-40JC 数据手册

 浏览型号CY7C474-40JC的Datasheet PDF文件第2页浏览型号CY7C474-40JC的Datasheet PDF文件第3页浏览型号CY7C474-40JC的Datasheet PDF文件第4页浏览型号CY7C474-40JC的Datasheet PDF文件第5页浏览型号CY7C474-40JC的Datasheet PDF文件第6页浏览型号CY7C474-40JC的Datasheet PDF文件第7页 
1CY7C474  
CY7C470  
CY7C472  
CY7C474  
8K x 9 FIFO, 16K x 9 FIFO  
32K x 9 FIFO with Programmable Flags  
offered in 600-mil DIP, PLCC, and LCC packages. Each FIFO  
memory is organized such that the data is read in the same  
Features  
• 8K x 9, 16K x 9, and 32K x 9 FIFO buffer memory  
• Asynchronous read/write  
• High-speed 33.3-MHz read/write independent of  
depth/width  
sequential order that it was written. Three status pins—Emp-  
ty/Full (E/F), Programmable Almost Full/Empty (PAFE), and  
Half Full (HF)—are provided to the user. These pins are de-  
coded to determine one of six states: Empty, Almost Empty,  
Less than Half Full, Greater than Half Full, Almost Full, and  
Full.  
• Low operating power  
— I (max.) = 70 mA  
CC  
The read and write operations may be asynchronous; each  
can occur at a rate of 33.3 MHz. The write operation occurs  
when the write (W) signal goes LOW. Read occurs when read  
(R) goes LOW. The nine data outputs go into a high-imped-  
ance state when R is HIGH.  
• Programmable Almost Full/Empty flag  
• Empty, Almost Empty, Half Full, Almost Full, and Full  
status flags  
• Programmable retransmit  
• Expandable in width  
• 5V ± 10% supply  
The user can store the value of the read pointer for retransmit  
by using the MARK pin. A LOW on the retransmit (RT) input  
causes the FIFO to resend data by resetting the read pointer  
to the value stored in the mark pointer.  
• TTL compatible  
• Three-state outputs  
In the standalone and width expansion configurations, a LOW  
on the retransmit (RT) input causes the FIFO to resend the  
data. With the mark feature, retransmit can start from any word  
in the FIFO.  
• Proprietary 0.8-micron CMOS technology  
Functional Description  
The CYC47X FIFO series consists of high-speed, low-power,  
first-in first-out (FIFO) memories with programmable flags and  
retransmit mark. The CY7C470, CY7C472, and CY7C474 are  
8K, 16K, and 32K words by 9 bits wide, respectively. They are  
The CYC47X series is fabricated using a proprietary 0.8-mi-  
cron N-well CMOS technology. Input ESD protection is greater  
than 2001V and latch-up is prevented by the use of reliable  
layout techniques, guard rings, and a substrate bias generator.  
Logic Block Diagram  
Pin Configurations  
DATAINPUTS  
(D –D )  
DIP  
PLCC/LCC  
Top View  
0
8
Top View  
V
cc  
W
1
28  
D
D
D
D
2
3
4
27  
26  
8
3
2
4
5
6
4
3
2
1
32 31 30  
29  
D
D
D
D
5
6
7
6
D
2
PROGRAMMABLE  
FLAG REGISTER  
28  
27  
7
25  
24  
23  
22  
21  
D
1
NC  
D
D
D
7
5
1
D
0
RT  
8
9
26  
25  
24  
23  
0
6
RT  
7C470  
7C472  
7C474  
7C470  
7C472  
7C474  
MARK  
PAFE  
MR  
E/F  
MARK  
PAFE  
MR  
E/F  
HF  
7
FLAG  
LOGIC  
10  
11  
E/F  
PAFE  
8
Q
0
Q
0
9
HF  
HF  
Q
20  
19  
18  
17  
16  
15  
Q
1
7
Q
1
12  
13  
22  
21  
Q
7
10  
11  
12  
13  
NC  
RAM ARRAY  
8K x 9  
16K x 9  
R
Q
WRITE  
POINTER  
6
Q
6
READ  
POINTER  
Q
2
Q
2
W
RT  
14 15 16 17 18 19 20  
Q
Q
3
8
5
4
MARK  
32K x 9  
Q
Q
R
GND  
14  
7C470–2  
MARK  
POINTER  
7C470–3  
THREE–  
STATE  
BUFFERS  
DATAOUTPUTS  
(Q –Q )  
0
8
MR  
RESET  
LOGIC  
7C470–1  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
December 1990 – Revised April 1995  
1234567...15

中文翻译

下载PDF

与CY7C474-40JC相关器件

型号 品牌 获取价格 描述 数据表
CY7C474-40JCT CYPRESS

获取价格

 		FIFO, 32KX9, 40ns, Asynchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C474-40JI CYPRESS

获取价格

 		8K x 9 FIFO, 16K x 9 FIFO 32K x 9 FIFO with Programmable Flags
CY7C474-40LC ETC

获取价格

 		x9 Asynchronous FIFO
CY7C474-40LMB CYPRESS

获取价格

 		8K x 9 FIFO, 16K x 9 FIFO 32K x 9 FIFO with Programmable Flags
CY7C474-40PC CYPRESS

获取价格

 		8K x 9 FIFO, 16K x 9 FIFO 32K x 9 FIFO with Programmable Flags
CY7C4801 CYPRESS

获取价格

 		256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4801_02 CYPRESS

获取价格

 		256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4801-10AC CYPRESS

获取价格

 		256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4801-10AI CYPRESS

获取价格

 		256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4801-15AC CYPRESS

获取价格

 		256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs

与CY7C474-40JC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证