Datasheet > CY7C1564XV18-366BZXC

CY7C1564XV18-366BZXC

更新时间： 2024-11-19 12:21:15

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
29页	869K
描述
72-Mbit QDRÂ® II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

CY7C1564XV18-366BZXC 数据手册

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第2页

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第3页

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第4页

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第5页

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第6页

浏览型号CY7C1564XV18-366BZXC的Datasheet PDF文件第7页

CY7C1562XV18, CY7C1564XV18

72-Mbit QDR^®II+ Xtreme SRAM Two-Word

Burst Architecture (2.5 Cycle Read Latency)

72-Mbit QDR^®II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

Features

Configurations

■ Separate independent read and write data ports

❐ Supports concurrent transactions

With Read Cycle Latency of 2.5 cycles:

CY7C1562XV18 – 4 M × 18

■ 450 MHz clock for high bandwidth

CY7C1564XV18 – 2 M × 36

■ Two-word burst for reducing address bus frequency

Functional Description

■ DoubleDataRate(DDR)interfacesonbothreadandwriteports

(data transferred at 900 MHz) at 450 MHz

The CY7C1562XV18, and CY7C1564XV18 are 1.8 V

Synchronous Pipelined SRAMs, equipped with QDR^®II+

architecture. Similar to QDR II architecture, QDR II+ architecture

consists of two separate ports: the read port and the write port to

access the memory array. The read port has dedicated data

outputs to support read operations and the write port has

dedicated data inputs to support write operations. QDR II+

architecture has separate data inputs and data outputs to

completely eliminate the need to “turnaround” the data bus that

exists with common I/Os devices. Access to each port is through

a common address bus. Addresses for read and write addresses

are latched on alternate rising edges of the input (K) clock.

Accesses to the QDR II+ Xtreme read and write ports are

completely independent of one another. To maximize data

throughput, both read and write ports are equipped with DDR

interfaces. Each address location is associated with two 18-bit

words (CY7C1562XV18), or 36-bit words (CY7C1564XV18) that

burst sequentially into or out of the device. Because data can be

transferred into and out of the device on every rising edge of both

input clocks (K and K), memory bandwidth is maximized while

simplifying system design by eliminating bus “turnarounds”.

■ Available in 2.5 clock cycle latency

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Echo clocks (CQ and CQ) simplify data capture in high speed

systems

■ Data valid pin (QVLD) to indicate valid data on the output

■ Single multiplexed address input bus latches address inputs

for both read and write ports

■ Separate port selects for depth expansion

■ Synchronous internally self-timed writes

■ QDR™-II+ Xtreme operates with 2.5 cycle read latency when

DOFF is asserted HIGH

■ Operates similar to QDR-I device with 1 cycle read latency

when DOFF is asserted LOW

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

■ Available in × 18, and × 36 configurations

■ Full data coherency, providing most current data

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

■ Core V_DD= 1.8 V± 0.1 V; I/Os V_DDQ= 1.4 V to 1.6 V

❐ Supports 1.5 V I/O supply

■ HSTL inputs and variable drive HSTL output buffers

■ Available in 165-ball FBGA package (13 × 15 × 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ JTAG 1149.1 compatible test access port

■ Phase-Locked Loop (PLL) for accurate data placement

Selection Guide

Description

Maximum Operating Frequency

450 MHz

450

366 MHz Unit

366

970

MHz

Maximum Operating Current

× 18

× 36

1205

1445

1165

Cypress Semiconductor Corporation

Document Number: 001-68998 Rev. *B

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised June 20, 2012

12 3 4 5 6 7...29

中文翻译

下载PDF

CY7C1564XV18-366BZXC 替代型号

型号	品牌	替代类型	描述	数据表
CY7C1564XV18-450BZXC	CYPRESS	完全替代	72-Mbit QDRÂ® II Xtreme SRAM Two-Word Burst A

与CY7C1564XV18-366BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1564XV18-450BZC	CYPRESS	获取价格	72-Mbit QDRÂ® II Xtreme SRAM Two-Word Burst A
CY7C1564XV18-450BZC	INFINEON	获取价格	Synchronous SRAM
CY7C1564XV18-450BZXC	CYPRESS	获取价格	72-Mbit QDRÂ® II Xtreme SRAM Two-Word Burst A
CY7C1564XV18-450BZXC	INFINEON	获取价格	Synchronous SRAM
CY7C1565KV18	CYPRESS	获取价格	72-Mbit QDR-II+ SRAM 4-Word Burst Architecture
CY7C1565KV18-400BZC	CYPRESS	获取价格	72-Mbit QDR-II+ SRAM 4-Word Burst Architecture
CY7C1565KV18-400BZI	CYPRESS	获取价格	72-Mbit QDR-II+ SRAM 4-Word Burst Architecture
CY7C1565KV18-400BZI	INFINEON	获取价格	Synchronous SRAM
CY7C1565KV18-400BZXC	CYPRESS	获取价格	72-Mbit QDR-II+ SRAM 4-Word Burst Architecture
CY7C1565KV18-400BZXI	CYPRESS	获取价格	72-Mbit QDR-II+ SRAM 4-Word Burst Architecture

与CY7C1564XV18-366BZXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1564XV18-366BZXC

CY7C1564XV18-366BZXC 数据手册

CY7C1564XV18-366BZXC 替代型号

与CY7C1564XV18-366BZXC相关器件

与CY7C1564XV18-366BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1564XV18-366BZXC

CY7C1564XV18-366BZXC 数据手册

CY7C1564XV18-366BZXC 替代型号

与CY7C1564XV18-366BZXC相关器件

与CY7C1564XV18-366BZXC相关文章

您还可以找

您在本页遇到什么问题？