Datasheet > 存储 > SRAM> CY7C1460AV33-167BZXI

CY7C1460AV33-167BZXI

更新时间： 2024-01-21 15:25:42

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路静态存储器
页数	文件大小	规格书
27页	509K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL⑩ Architecture

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY7C1460AV33-167BZXI 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	BGA
包装说明：	LBGA, BGA165,11X15,40	针数：	165
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.64
Is Samacsys：	N	最长访问时间：	3.4 ns
其他特性：	PIPELINED ARCHITECTURE	I/O 类型：	COMMON
JESD-30 代码：	R-PBGA-B165	JESD-609代码：	e1
长度：	17 mm	内存密度：	37748736 bit
内存集成电路类型：	ZBT SRAM	内存宽度：	36
湿度敏感等级：	3	功能数量：	1
端子数量：	165	字数：	1048576 words
字数代码：	1000000	工作模式：	SYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	1MX36	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	LBGA
封装等效代码：	BGA165,11X15,40	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, LOW PROFILE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	260	电源：	2.5/3.3,3.3 V
认证状态：	Not Qualified	座面最大高度：	1.4 mm
最大待机电流：	0.12 A	最小待机电流：	3.14 V
子类别：	SRAMs	最大压摆率：	0.375 mA
最大供电电压 (Vsup)：	3.63 V	最小供电电压 (Vsup)：	3.135 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)	端子形式：	BALL
端子节距：	1 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	20	宽度：	15 mm
Base Number Matches：	1

CY7C1460AV33-167BZXI 数据手册

浏览型号CY7C1460AV33-167BZXI的Datasheet PDF文件第2页

浏览型号CY7C1460AV33-167BZXI的Datasheet PDF文件第3页

浏览型号CY7C1460AV33-167BZXI的Datasheet PDF文件第4页

浏览型号CY7C1460AV33-167BZXI的Datasheet PDF文件第5页

浏览型号CY7C1460AV33-167BZXI的Datasheet PDF文件第6页

CY7C1460AV33

CY7C1462AV33

CY7C1464AV33

36-Mbit (1M x 36/2M x 18/512K x 72)

Pipelined SRAM with NoBL™ Architecture

Functional Description

Features

• Pin-compatible and functionally equivalent to ZBT™

• Supports 250-MHz bus operations with zero wait states

— Available speed grades are 250, 200 and 167 MHz

The CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are

3.3V, 1M x 36/2M x 18/512K x72 Synchronous pipelined burst

SRAMs with No Bus Latency™ (NoBL™) logic, respectively.

They are designed to support unlimited true back-to-back

Read/Write operations with no wait states. The

• Internally self-timed output buffer control to eliminate

the need to use asynchronous OE

CY7C1460AV33/CY7C1462AV33/CY7C1464AV33

are

equipped with the advanced (NoBL) logic required to enable

consecutive Read/Write operations with data being trans-

ferred on every clock cycle. This feature dramatically improves

the throughput of data in systems that require frequent

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write capability

Write/Read

transitions.

The

• 3.3V power supply

CY7C1460AV33/CY7C1462AV33/CY7C1464AV33 are pin

compatible and functionally equivalent to ZBT devices.

• 3.3V/2.5V I/O power supply

• Fast clock-to-output times

— 2.6 ns (for 250-MHz device)

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the Clock Enable (CEN) signal,

which when deasserted suspends operation and extends the

previous clock cycle.

• CY7C1460AV33, CY7C1462AV33 available in

JEDEC-standard lead-free 100-pin TQFP, lead-free and

non-lead-free 165-ball FBGA package. CY7C1464AV33

available in lead-free and non-lead-free 209-ball FBGA

package

Write operations are controlled by the Byte Write Selects

(BW_a–BW_h

CY7C1460AV33 and BW_a–BW_bfor CY7C1462AV33) and a

Write Enable (WE) input. All writes are conducted with on-chip

synchronous self-timed write circuitry.

for

CY7C1464AV33,

BW_a–BW_d

for

• IEEE 1149.1 JTAG-Compatible Boundary Scan

• Burst capability—linear or interleaved burst order

• “ZZ” Sleep Mode option and Stop Clock option

Three synchronous Chip Enables (CE₁, CE₂, CE₃) and an

asynchronous Output Enable (OE) provide for easy bank

selection and output tri-state control. In order to avoid bus

contention, the output drivers are synchronously tri-stated

during the data portion of a write sequence.

Logic Block Diagram-CY7C1460AV33 (1M x 36)

ADDRESS

A0, A1, A

A1'

A0'

BURST

LOGIC

MODE

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

MEMORY

ARRAY

DQs

DQP

WRITE

DRIVERS

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Cypress Semiconductor Corporation

Document #: 38-05353 Rev. *D

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised June 22, 2006

[+] Feedback

12 3 4 5 6 7...27

中文翻译

下载PDF

与CY7C1460AV33-167BZXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1460AV33-200	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200AXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200AXCT	CYPRESS	获取价格	ZBT SRAM, 1MX36, 3.2ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-
CY7C1460AV33-200AXI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200BZC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200BZI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200BZXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-200BZXI	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-250	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined
CY7C1460AV33-250AXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined

与CY7C1460AV33-167BZXI相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

5
PMOS管背靠背连接：串联还是并联？
2024-06-28

5
高压电解电容的分类与选型策略
2024-06-28

6
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

12

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1460AV33-167BZXI

CY7C1460AV33-167BZXI 技术参数

CY7C1460AV33-167BZXI 数据手册

与CY7C1460AV33-167BZXI相关器件

与CY7C1460AV33-167BZXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1460AV33-167BZXI

CY7C1460AV33-167BZXI 技术参数

CY7C1460AV33-167BZXI 数据手册

与CY7C1460AV33-167BZXI相关器件

与CY7C1460AV33-167BZXI相关文章

您还可以找

您在本页遇到什么问题？