Datasheet > CY7C1443KV33-133AXI

CY7C1443KV33-133AXI

更新时间： 2024-11-30 01:03:03

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
32页	1026K
描述
36-Mbit (1M Ã 36/2M Ã 18) Flow-Through SRAM (With ECC)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1443KV33-133AXI 数据手册

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第2页

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第3页

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第4页

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第5页

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第6页

浏览型号CY7C1443KV33-133AXI的Datasheet PDF文件第7页

CY7C1441KV33

CY7C1443KV33

CY7C1441KVE33

36-Mbit (1M × 36/2M × 18)

Flow-Through SRAM (With ECC)

36-Mbit (1M

× 36/2M × 18) Flow-Through SRAM (With ECC)

Features

Functional Description

■ Supports 133-MHz bus operations

■ 1M × 36/2M × 18 common I/O

■ 3.3 V core power supply

The CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33 are

3.3 V, 1M × 36/2M × 18/1M × 36 synchronous flow-through

SRAMs, respectively designed to interface with high-speed

microprocessors with minimum glue logic. Maximum access

delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip

counter captures the first address in a burst and increments the

address automatically for the rest of the burst access. All

synchronous inputs are gated by registers controlled by a

positive-edge-triggered Clock (CLK) input. The synchronous

inputs include all addresses, all data inputs, address-pipelining

Chip Enable (CE₁), depth-expansion Chip Enables (CE₂and

CE₃), Burst Control inputs (ADSC, ADSP, and ADV), Write

Enables (BW_x, and BWE), and Global Write (GW).

Asynchronous inputs include the Output Enable (OE) and the ZZ

pin.

■ 2.5 V or 3.3 V I/O power supply

■ Fast clock-to-output times

❐ 6.5 ns (133 MHz version)

■ Provide high-performance 2-1-1-1 access rate

■ User-selectable burst counter supporting Intel^Pentium^

interleaved or linear burst sequences

■ Separate processor and controller address strobes

■ Synchronous self-timed write

■ Asynchronous output enable

CY7C1441KVE33

The CY7C1441KV33/CY7C1443KV33/

allow

either interleaved or linear burst sequences, selected by the

MODE input pin. A HIGH selects an interleaved burst sequence,

while a LOW selects a linear burst sequence. Burst accesses

can be initiated with the Processor Address Strobe (ADSP) or the

cache Controller Address Strobe (ADSC) inputs. Address

advancement is controlled by the Address Advancement (ADV)

input.

■ CY7C1441KV33, CY7C1443KV33, and CY7C1441KVE33 are

available in JEDEC-standard 100-pin TQFP and 165-ball

FBGA Pb-free packages.

■ IEEE 1149.1 JTAG-Compatible Boundary Scan

■ “ZZ” Sleep Mode option

■ On-chip error correction code (ECC) to reduce soft error rate

(SER)

Addresses and chip enables are registered at rising edge of

clock when either Address Strobe Processor (ADSP) or Address

Strobe Controller (ADSC) are active. Subsequent burst

addresses can be internally generated as controlled by the

Advance pin (ADV).

The

CY7C1441KV33/CY7C1443KV33/CY7C1441KVE33

operate from a +3.3 V core power supply while all outputs may

operate with either a +2.5 V or +3.3 V supply. All inputs and

outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide

Description

Maximum access time

133 MHz

6.5

Unit

Maximum operating current

× 18

× 36

150

170

Cypress Semiconductor Corporation

Document Number: 001-66677 Rev. *I

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 15, 2018

12 3 4 5 6 7...32

中文翻译

下载PDF

与CY7C1443KV33-133AXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1443V25-117AC	CYPRESS	获取价格	Standard SRAM, 2MX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1443V25-117BZC	CYPRESS	获取价格	Standard SRAM, 2MX18, 7.5ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165
CY7C1443V25-133AC	CYPRESS	获取价格	Standard SRAM, 2MX18, 6.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1443V25-133BZC	CYPRESS	获取价格	Standard SRAM, 2MX18, 6.5ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165
CY7C1443V25-150BGC	CYPRESS	获取价格	Standard SRAM, 2MX18, 5.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
CY7C1443V25-150BZC	CYPRESS	获取价格	Standard SRAM, 2MX18, 5.5ns, CMOS, PBGA165, 15 X 17 MM, FBGA-165
CY7C1443V33-117AC	CYPRESS	获取价格	Standard SRAM, 2MX18, 7.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1443V33-150AC	CYPRESS	获取价格	Standard SRAM, 2MX18, 5.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1444AV25	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM
CY7C1444AV25-167AXC	CYPRESS	获取价格	36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM

与CY7C1443KV33-133AXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

63

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1443KV33-133AXI

CY7C1443KV33-133AXI 数据手册

与CY7C1443KV33-133AXI相关器件

与CY7C1443KV33-133AXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1443KV33-133AXI

CY7C1443KV33-133AXI 数据手册

与CY7C1443KV33-133AXI相关器件

与CY7C1443KV33-133AXI相关文章

您还可以找

您在本页遇到什么问题？