Datasheet > 存储 > SRAM> CY7C1410JV18-267BZXC

CY7C1410JV18-267BZXC

更新时间： 2024-11-24 02:52:07

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
26页	630K
描述
36-Mbit QDR⑩-II SRAM 2-Word Burst Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1410JV18-267BZXC 数据手册

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第2页

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第3页

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第4页

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第5页

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第6页

浏览型号CY7C1410JV18-267BZXC的Datasheet PDF文件第7页

CY7C1410JV18, CY7C1425JV18

CY7C1412JV18, CY7C1414JV18

36-Mbit QDR™-II SRAM 2-Word

Burst Architecture

Features

Configurations

■ Separate independent read and write data ports

❐ Supports concurrent transactions

CY7C1410JV18 – 4M x 8

CY7C1425JV18 – 4M x 9

CY7C1412JV18 – 2M x 18

CY7C1414JV18 – 1M x 36

■ 267 MHz clock for high bandwidth

■ 2-word burst on all accesses

Functional Description

■ DoubleDataRate(DDR)interfacesonbothreadandwriteports

(data transferred at 534 MHz) at 267 MHz

The CY7C1410JV18, CY7C1425JV18, CY7C1412JV18, and

CY7C1414JV18 are 1.8V Synchronous Pipelined SRAMs,

equipped with QDR-II architecture. QDR-II architecture consists

of two separate ports: the read port and the write port to access

the memory array. The read port has data outputs to support read

operations and the write port has data inputs to support write

operations. QDR-II architecture has separate data inputs and

data outputs to completely eliminate the need to “turn-around”

the data bus required with common IO devices. Access to each

port is accomplished through a common address bus. The read

address is latched on the rising edge of the K clock and the write

address is latched on the rising edge of the K clock. Accesses to

the QDR-II read and write ports are completely independent of

one another. To maximize data throughput, both read and write

ports are provided with DDR interfaces. Each address location

is associated with two 8-bit words (CY7C1410JV18), 9-bit words

(CY7C1425JV18), 18-bit words (CY7C1412JV18), or 36-bit

words (CY7C1414JV18) that burst sequentially into or out of the

device. Because data can be transferred into and out of the

device on every rising edge of both input clocks (K and K and C

and C), memory bandwidth is maximized while simplifying

system design by eliminating bus “turn-arounds”.

■ Two input clocks (K and K) for precise DDR timing

❐ SRAM uses rising edges only

■ Two input clocks for output data (C and C) to minimize clock

skew and flight time mismatches

■ Echo clocks (CQ and CQ) simplify data capture in high-speed

systems

■ Single multiplexed address input bus latches address inputs

for both read and write ports

■ Separate port selects for depth expansion

■ Synchronous internally self-timed writes

■ QDR™-IIoperateswith1.5cyclereadlatencywhenDelayLock

Loop (DLL) is enabled

■ Operates like a QDR-I device with 1 cycle read latency in DLL

off mode

■ Available in x8, x9, x18, and x36 configurations

■ Full data coherency, providing most current data

■ Core V_DD= 1.8V (±0.1V); IO V_DDQ= 1.4V to V_DD

■ Available in 165-Ball FBGA package (15 x 17 x 1.4 mm)

■ Offered in both Pb-free and non Pb-free packages

■ Variable drive HSTL output buffers

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the C or C (or K or K in a single clock

domain) input clocks. Writes are conducted with on-chip

synchronous self-timed write circuitry.

■ JTAG 1149.1 compatible test access port

■ Delay Lock Loop (DLL) for accurate data placement

Selection Guide

Description

267 MHz

267

250 MHz

250

Unit

MHz

Maximum Operating Frequency

Maximum Operating Current

1330

1370

1460

1200

1230

1290

x18

x36

Cypress Semiconductor Corporation

Document #: 001-12561 Rev. *D

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised March 10, 2007

[+] Feedback

12 3 4 5 6 7...26

中文翻译

下载PDF

与CY7C1410JV18-267BZXC相关器件

型号	品牌	获取价格	描述	数据表
CY7C1410JV18-267BZXI	CYPRESS	获取价格	36-Mbit QDR⑩-II SRAM 2-Word Burst Architectur
CY7C1410KV18	CYPRESS	获取价格	36-Mbit QDR? II SRAM 2-Word Burst Architecture
CY7C1410V18	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1410V18-167BZC	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1410V18-200BZC	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C1410V18-250BZC	CYPRESS	获取价格	36-Mbit QDR-II⑩ SRAM 2-Word Burst Architectur
CY7C141-15JC	CYPRESS	获取价格	1K x 8 Dual-Port Static Ram
CY7C141-15JCT	CYPRESS	获取价格	Dual-Port SRAM, 1KX8, 15ns, CMOS, PQCC52, PLASTIC, LCC-52
CY7C141-15NC	CYPRESS	获取价格	1K x 8 Dual-Port Static Ram
CY7C1411AV18	CYPRESS	获取价格	RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata

与CY7C1410JV18-267BZXC相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1410JV18-267BZXC

CY7C1410JV18-267BZXC 数据手册

与CY7C1410JV18-267BZXC相关器件

与CY7C1410JV18-267BZXC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1410JV18-267BZXC

CY7C1410JV18-267BZXC 数据手册

与CY7C1410JV18-267BZXC相关器件

与CY7C1410JV18-267BZXC相关文章

您还可以找

您在本页遇到什么问题？