Datasheet > CY7C1372BV25

CY7C1372BV25

更新时间： 2024-11-08 05:19:23

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
26页	726K
描述
512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1372BV25 数据手册

CY7C1372BV25

CY7C1370BV25

512K x 36/1M x 18 Pipelined SRAM

with NoBL™ Architecture

inputs include all addresses, all data inputs, depth-expansion

Chip Enables (CE₁, CE₂and CE₃), cycle start input (ADV/LD),

Clock Enable (CEN), Byte Write Selects (BWS_a, BWS_b, BWS_c

and BWS_d), and Read-Write control (WE). BWS_cand BWS_d

apply to CY7C1370BV25 only.

Address and control signals are applied to the SRAM during

one clock cycle, and two cycles later, its associated data

occurs, either Read or Write.

Features

• Zero Bus Latency, no dead cycles between Write and

Read cycles

• Fast clock speed: 200,167, 150, and 133 MHz

• Fast access time: 3.0, 3.4, 3.8, 4.2 ns

• Internally synchronized registered outputs eliminate

the need to control OE

Clock Enable (CEN) pin allows operation of the

• Single 2.5V +5%

• Single WE (Read/Write) control pin

• Positive clock-edge triggered, address, data, and

control signal registers for fully pipelined applications

• Interleaved or linear 4-word burst capability

• Individual byte Write (BWS_a–BWS_d) control (may be

tied LOW)

• CEN pin to enable clock and suspend operations

• Three chip enables for simple depth expansion

• JTAG boundary scan for BGA packaging version

CY7C1370BV25/CY7C1372BV25 to be suspended as long as

necessary. All synchronous inputs are ignored when (CEN) is

HIGH and the internal device registers will hold their previous

values.

There are three Chip Enable (CE₁, CE₂, CE₃) pins that allow

the user to deselect the device when desired. If any one of

these three are not active when ADV/LD is LOW, no new

memory operation can be initiated and any burst cycle in

progress is stopped. However, any pending data transfers

(Read or Write) will be completed. The data bus will be in

high-impedance state two cycles after chip is deselected or a

Write cycle is initiated.

• Available in 119-ball bump BGA and 100-pin TQFP

packages

The CY7C1370BV25 and CY7C1372BV25 have an on-chip

two-bit burst counter. In the burst mode, the CY7C1370BV25

and CY7C1372BV25 provide four cycles of data for a single

address presented to the SRAM. The order of the burst

sequence is defined by the MODE input pin. The MODE pin

selects between linear and interleaved burst sequence. The

ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter

(ADV/LD = HIGH)

Output Enable (OE) and burst sequence select (MODE) are

the asynchronous signals. OE can be used to disable the

outputs at any given time. ZZ may be tied to LOW if it is not

used.

• Automatic power-down available using zz mode or CE

deselect

Functional Description

The CY7C1370BV25 and CY7C1372BV25 SRAMs are

designed to eliminate dead cycles when transitions from

READ to WRITE or vice versa. These SRAMs are optimized

for 100 percent bus utilization and achieves Zero Bus Latency.

They integrate 524,288 × 36 and 1,048,576 × 18 SRAM cells,

respectively, with advanced synchronous peripheral circuitry

and a 2-bit counter for internal burst operation. The Cypress

Synchronous Burst SRAM family employs high-speed,

low-power CMOS designs using advanced single layer

polysilicon, threelayer metal technology. Each memory cell

consists of six transistors.

Four pins are used to implement JTAG test capabilities. The

JTAG circuitry is used to serially shift data to and from the

device. JTAG inputs use LVTTL/LVCMOS levels to shift data

during this testing mode of operation.

All synchronous inputs are gated by registers controlled by a

positive-edge-triggered Clock Input (CLK). The synchronous

Logic Block Diagram

CLK

Data-In REG.

ADV/LD

CEN

256K × 36/

512K × 18

MEMORY

ARRAY

CONTROL

and WRITE

LOGIC

CY7C1370 CY7C1372

X = 18:0 X = 19:0

BWS

Mode

X = a, b, c, d X = a, b

BWS

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-05252 Rev. **

Revised April 8, 2002

12 3 4 5 6 7...26

中文翻译

下载PDF

与CY7C1372BV25相关器件

型号	品牌	获取价格	描述	数据表
CY7C1372BV25-133AC	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-133AI	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-133BGC	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-133BGI	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-133BZC	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-133BZI	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-150AC	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-150AI	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-150BGC	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture
CY7C1372BV25-150BGI	CYPRESS	获取价格	512K x 36/1M x 18 Pipelined SRAM with NoBL Architecture

与CY7C1372BV25相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

19
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

17
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

39
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

37

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1372BV25

CY7C1372BV25 数据手册

与CY7C1372BV25相关器件

与CY7C1372BV25相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1372BV25

CY7C1372BV25 数据手册

与CY7C1372BV25相关器件

与CY7C1372BV25相关文章

您还可以找

您在本页遇到什么问题？