CY7C1333
64Kx32 Flow-Thru SRAM with NoBL™ Architecture
Features
Functional Description
• Pin compatible and functionally equivalent to ZBT™
device MT55L64L32F
• Supports 66-MHz bus operations with zero wait states
— Data is transferred on every clock
The CY7C1333 is
a 3.3V, 64K by 32 Synchronous
Flow-Through Burst SRAM designed specifically to support
unlimited true back-to-back Read/Write operations without the
insertion of wait states. The CY7C1333 is equipped with the
advanced No Bus Latency™ (NoBL™) logic required to en-
able consecutive Read/Write operations with data being trans-
ferred on every clock cycle. This feature dramatically improves
the throughput of data through the SRAM, especially in sys-
tems that require frequent Write-Read transitions. The
CY7C1333 is pin/functionally compatible to ZBT SRAM
MT55L64L32F.
• Internally self-timed output buffer control to eliminate
the need to use OE
• Registered inputs for Flow-Through operation
• Byte Write capability
• 64K x 32 common I/O architecture
• Single 3.3V power supply
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which, when deasserted, sus-
pends operation and extends the previous clock cycle. Maxi-
mum access delay from the clock rise is 12.0 ns (66-MHz
device).
• Fast clock-to-output times
— 12.0 ns (for 66-MHz device)
— 14.0 ns (for 50-MHz device)
• Clock Enable (CEN) pin to suspend operation
• Synchronous self-timed writes
Write operations are controlled by the four Byte Write Select
• Asynchronous output enable
(BWS
) and a Write Enable (WE) input. All writes are con-
[0:3]
• JEDEC-standard 100-pin TQFP package
• Burst Capability—linear or interleaved burst order
• Low (16.5 mW) standby power
ducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE , CE , CE ) and an
1
2
3
asynchronous Output Enable (OE) provide for easy bank se-
lection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
Logic Block Diagram
32
D
CLK
Data-In REG.
CE
Q
32
ADV/LD
16
A[15:0]
CEN
CE
CONTROL
and WRITE
LOGIC
32
64KX
MEMORY
ARRAY
32
1
CE
2
DQ[31:0]
CE
16
3
32
WE
BWS
[3:0]
Mode
OE
Selection Guide
7C1333-66
12.0
7C1333-50
14.0
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current (mA)
Commercial
Commercial
310
260
5.0
5.0
No Bus Latency and NoBL are trademarks of Cypress Semiconductor Corporation.
ZBT is a trademark of Integrated Device Technology.
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
August 4, 1999