5秒后页面跳转
捷配首页

Datasheet > CY7C1021CV33-12BAIT
CY7C1021CV33-12BAIT PDF预览

CY7C1021CV33-12BAIT

更新时间： 2024-11-11 20:09:19
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器内存集成电路
页数 文件大小 规格书
14页 414K
描述
Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48

阅读下载

中文翻译

获取价格

CY7C1021CV33-12BAIT 技术参数

生命周期：Obsolete零件包装代码：BGA
包装说明：TFBGA,针数：48
Reach Compliance Code：unknownECCN代码：3A991.B.2.B
HTS代码：8542.32.00.41Factory Lead Time：1 week
风险等级：5.33最长访问时间：12 ns
JESD-30 代码：S-PBGA-B48JESD-609代码：e0
长度：7 mm内存密度：1048576 bit
内存集成电路类型：STANDARD SRAM内存宽度：16
功能数量：1端子数量：48
字数：65536 words字数代码：64000
工作模式：ASYNCHRONOUS最高工作温度：85 °C
最低工作温度：-40 °C组织：64KX16
封装主体材料：PLASTIC/EPOXY封装代码：TFBGA
封装形状：SQUARE封装形式：GRID ARRAY, THIN PROFILE, FINE PITCH
并行/串行：PARALLEL认证状态：Not Qualified
座面最大高度：1.2 mm最大供电电压 (Vsup)：3.63 V
最小供电电压 (Vsup)：2.97 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：TIN LEAD
端子形式：BALL端子节距：0.75 mm
端子位置：BOTTOM宽度：7 mm
Base Number Matches：1

CY7C1021CV33-12BAIT 数据手册

 浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第2页浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第3页浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第4页浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第5页浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第6页浏览型号CY7C1021CV33-12BAIT的Datasheet PDF文件第7页 
CY7C1021CV33  
1-Mbit (64K x 16) Static RAM  
Features  
Functional Description  
■ Temperature ranges  
The CY7C1021CV33 is a high performance CMOS static RAM  
organized as 65,536 words by 16 bits. This device has an  
automatic power down feature that significantly reduces power  
consumption when deselected.  
❐ Commercial: 0°C to 70°C  
❐ Industrial: –40°C to 85°C  
❐ Automotive-A: –40°C to 85°C  
❐ Automotive-E: –40°C to 125°C  
Writing to the device is accomplished by taking Chip Enable (CE)  
and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is  
LOW, then data from IO pins (IO1 through IO8), is written into the  
location specified on the address pins (A0 through A15). If Byte  
High Enable (BHE) is LOW, then data from IO pins (IO9 through  
IO16) is written into the location specified on the address pins (A0  
through A15).  
■ Pin and function compatible with CY7C1021BV33  
■ High speed  
❐ tAA = 8 ns (Commercial)  
❐ tAA = 10 ns (Industrial and Automotive-A)  
❐ tAA = 12 ns (Automotive-E)  
Reading from the device is accomplished by taking Chip Enable  
(CE) and Output Enable (OE) LOW while forcing the Write  
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data  
from the memory location specified by the address pins appear  
on IO1 to IO8. If Byte High Enable (BHE) is LOW, then data from  
memory appears on IO9 to IO16. For more information, see the  
“Truth Table” on page 9 for a complete description of Read and  
Write modes.  
■ CMOS for optimum speed and power  
■ Low active power: 325 mW (max)  
■ Automatic power down when deselected  
■ Independent control of upper and lower bits  
■ AvailableinPb-freeandnonPb-free44-pin400MilSOJ, 44-pin  
TSOP II and 48-Ball FBGA packages  
The input and output pins (IO1 through IO16) are placed in a high  
impedance state when the device is deselected (CE HIGH), the  
outputs are disabled (OE HIGH), the BHE and BLE are disabled  
(BHE, BLE HIGH), or during a write operation (CE LOW and WE  
LOW).  
For best practice recommendations, refer to the Cypress  
application note AN1064, SRAM System Guidelines.  
Logic Block Diagram  
DATA IN DRIVERS  
A7  
A6  
A5  
64K x 16  
A4  
IO0–IO7  
RAM Array  
A3  
A2  
A1  
A0  
IO8–IO15  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Cypress Semiconductor Corporation  
Document Number: 38-05132 Rev. *I  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised January 04, 2008  
[+] Feedback  
1234567...14

中文翻译

下载PDF

与CY7C1021CV33-12BAIT相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021CV33-12BAXI CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12BAXI ROCHESTER

获取价格

 		64KX16 STANDARD SRAM, 12ns, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-48
CY7C1021CV33-12BAXIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-48
CY7C1021CV33-12VC ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-12VC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-12VCT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-12VE CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12VET CYPRESS

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-12VI CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-12VIT ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, SOJ-44

与CY7C1021CV33-12BAIT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证