5秒后页面跳转
CY7C1021CV33-12VXC PDF预览

CY7C1021CV33-12VXC

更新时间: 2024-02-17 12:40:59
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
13页 388K
描述
1-Mbit (64K x 16) Static RAM

CY7C1021CV33-12VXC 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSOP2包装说明:LEAD FREE, TSOP2-44
针数:44Reach Compliance Code:unknown
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:8.01最长访问时间:12 ns
I/O 类型:COMMONJESD-30 代码:R-PDSO-G44
JESD-609代码:e4长度:18.415 mm
内存密度:1048576 bit内存集成电路类型:STANDARD SRAM
内存宽度:16湿度敏感等级:3
功能数量:1端子数量:44
字数:65536 words字数代码:64000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:64KX16
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSOP2封装等效代码:TSOP44,.46,32
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.194 mm最大待机电流:0.005 A
最小待机电流:3 V子类别:SRAMs
最大压摆率:0.085 mA最大供电电压 (Vsup):3.63 V
最小供电电压 (Vsup):2.97 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL处于峰值回流温度下的最长时间:20
宽度:10.16 mmBase Number Matches:1

CY7C1021CV33-12VXC 数据手册

 浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第2页浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第3页浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第4页浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第5页浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第6页浏览型号CY7C1021CV33-12VXC的Datasheet PDF文件第7页 
CY7C1021CV33  
1-Mbit (64K x 16) Static RAM  
Features  
Functional Description[1]  
• Temperature Ranges  
The CY7C1021CV33 is a high-performance CMOS static  
RAM organized as 65,536 words by 16 bits. This device has  
an automatic power-down feature that significantly reduces  
power consumption when deselected.  
— Commercial: 0°C to 70°C  
— Industrial: –40°C to 85°C  
— Automotive-A: –40°C to 85°C  
— Automotive-E: –40°C to 125°C  
• Pin- and function-compatible with CY7C1021BV33  
• High speed  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is  
written into the location specified on the address pins (A0  
through A15). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O9 through I/O16) is written into the location  
specified on the address pins (A0 through A15).  
— tAA = 8 ns (Commercial & Industrial)  
— tAA = 12 ns (Automotive)  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O1 to I/O8. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O9 to I/O16. See  
the truth table at the end of this data sheet for a complete  
description of Read and Write modes.  
• CMOS for optimum speed/power  
• Low active power: 345 mW (max.)  
• Automatic power-down when deselected  
• Independent control of upper and lower bits  
• Available in Pb-free and non Pb-free 44-pin 400-Mil SOJ  
44-pin TSOP II and 48-ball FBGA packages  
The input/output pins (I/O1 through I/O16) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE  
are disabled (BHE, BLE HIGH), or during a Write operation  
(CE LOW, and WE LOW).  
The CY7C1021CV33 is available in 44-pin 400-Mil wide SOJ,  
44-pin TSOP II and 48-ball FBGA packages.  
Logic Block Diagram  
DATA IN DRIVERS  
A7  
A6  
A5  
64K x 16  
A4  
I/O1–I/O8  
RAM Array  
A3  
A2  
A1  
A0  
I/O9–I/O16  
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Note:  
1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05132 Rev. *G  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised November 6, 2006  
[+] Feedback  

CY7C1021CV33-12VXC 替代型号

型号 品牌 替代类型 描述 数据表
CY7C1021CV33-12VXI CYPRESS

完全替代

1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12ZXI CYPRESS

类似代替

1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12VXE CYPRESS

类似代替

1-Mbit (64K x 16) Static RAM

与CY7C1021CV33-12VXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021CV33-12VXE CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12VXI CYPRESS

获取价格

1-Mbit (64K x 16) Static RAM
CY7C1021CV33-12VXI ROCHESTER

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, LEAD FREE, SOJ-44
CY7C1021CV33-12VXIT CYPRESS

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, 0.400 INCH, LEAD FREE, SOJ-44
CY7C1021CV33-12ZC CYPRESS

获取价格

64K x 16 Static RAM
CY7C1021CV33-12ZC ROCHESTER

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, TSOP2-44
CY7C1021CV33-12ZCT CYPRESS

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, TSOP2-44
CY7C1021CV33-12ZE CYPRESS

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, TSOP2-44
CY7C1021CV33-12ZI CYPRESS

获取价格

64K x 16 Static RAM
CY7C1021CV33-12ZIT CYPRESS

获取价格

Standard SRAM, 64KX16, 12ns, CMOS, PDSO44, TSOP2-44