5秒后页面跳转
捷配首页

Datasheet > CY7C1021CV33-15BAXC
CY7C1021CV33-15BAXC PDF预览

CY7C1021CV33-15BAXC

更新时间： 2024-09-28 21:08:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器内存集成电路
页数 文件大小 规格书
13页 254K
描述
Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-48

阅读下载

中文翻译

获取价格

CY7C1021CV33-15BAXC 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：BGA包装说明：TFBGA, BGA48,6X8,30
针数：48Reach Compliance Code：compliant
ECCN代码：3A991.B.2.BHTS代码：8542.32.00.41
风险等级：5.61最长访问时间：15 ns
I/O 类型：COMMONJESD-30 代码：S-PBGA-B48
JESD-609代码：e1长度：7 mm
内存密度：1048576 bit内存集成电路类型：STANDARD SRAM
内存宽度：16湿度敏感等级：3
功能数量：1端子数量：48
字数：65536 words字数代码：64000
工作模式：ASYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：64KX16
输出特性：3-STATE封装主体材料：PLASTIC/EPOXY
封装代码：TFBGA封装等效代码：BGA48,6X8,30
封装形状：SQUARE封装形式：GRID ARRAY, THIN PROFILE, FINE PITCH
并行/串行：PARALLEL电源：3.3 V
认证状态：Not Qualified座面最大高度：1.2 mm
最大待机电流：0.005 A最小待机电流：3 V
子类别：SRAMs最大压摆率：0.08 mA
最大供电电压 (Vsup)：3.63 V最小供电电压 (Vsup)：2.97 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Silver/Copper (Sn/Ag/Cu)端子形式：BALL
端子节距：0.75 mm端子位置：BOTTOM
宽度：7 mmBase Number Matches：1

CY7C1021CV33-15BAXC 数据手册

 浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第2页浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第3页浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第4页浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第5页浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第6页浏览型号CY7C1021CV33-15BAXC的Datasheet PDF文件第7页 
CY7C1021CV33  
1-Mbit (64K x 16) Static RAM  
Features  
Functional Description[1]  
• Temperature Ranges  
The CY7C1021CV33 is a high-performance CMOS static  
RAM organized as 65,536 words by 16 bits. This device has  
an automatic power-down feature that significantly reduces  
power consumption when deselected.  
— Commercial: 0°C to 70°C  
— Industrial: –40°C to 85°C  
— Automotive: –40°C to 125°C  
Writing to the device is accomplished by taking Chip Enable  
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable  
(BLE) is LOW, then data from I/O pins (I/O1 through I/O8), is  
written into the location specified on the address pins (A0  
through A15). If Byte High Enable (BHE) is LOW, then data  
from I/O pins (I/O9 through I/O16) is written into the location  
specified on the address pins (A0 through A15).  
• Pin- and function-compatible with CY7C1021BV33  
• High speed  
— tAA = 8 ns (Commercial & Industrial)  
— tAA = 12 ns (Automotive)  
• CMOS for optimum speed/power  
• Low active power: 360 mW (max.)  
• Automatic power-down when deselected  
• Independent control of upper and lower bits  
• Available in 44-pin TSOP II, 400-mil SOJ, 48-ball FBGA  
Reading from the device is accomplished by taking Chip  
Enable (CE) and Output Enable (OE) LOW while forcing the  
Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW,  
then data from the memory location specified by the address  
pins will appear on I/O1 to I/O8. If Byte High Enable (BHE) is  
LOW, then data from memory will appear on I/O9 to I/O16. See  
the truth table at the end of this data sheet for a complete  
description of Read and Write modes.  
• Also available in Lead-Free 44-pin TSOP II, 400-mil SOJ  
packages  
The input/output pins (I/O1 through I/O16) are placed in a  
high-impedance state when the device is deselected (CE  
HIGH), the outputs are disabled (OE HIGH), the BHE and BLE  
are disabled (BHE, BLE HIGH), or during a Write operation  
(CE LOW, and WE LOW).  
The CY7C1021CV33 is available in standard 44-pin TSOP  
Type II, 400-mil-wide SOJ packages, as well as a 48-ball  
FBGA.  
Logic Block Diagram  
DATA IN DRIVERS  
A
A
A
7
6
5
4
64K x 16  
A
A
A
I/O –I/O  
RAM Array  
512 X 2048  
1
8
3
2
1
0
I/O –I/O  
9
16  
A
A
COLUMN DECODER  
BHE  
WE  
CE  
OE  
BLE  
Note:  
1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05132 Rev. *E  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
Revised March 7, 2005  
1234567...13

中文翻译

下载PDF

与CY7C1021CV33-15BAXC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1021CV33-15BAXI CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-15BAXIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-48
CY7C1021CV33-15VC CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-15VC ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-15VCT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-15VI CYPRESS

获取价格

 		64K x 16 Static RAM
CY7C1021CV33-15VIT CYPRESS

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-15VIT ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, SOJ-44
CY7C1021CV33-15VXC CYPRESS

获取价格

 		1-Mbit (64K x 16) Static RAM
CY7C1021CV33-15VXC ROCHESTER

获取价格

 		Standard SRAM, 64KX16, 15ns, CMOS, PDSO44, 0.400 INCH, LEAD FREE, SOJ-44

与CY7C1021CV33-15BAXC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证