5秒后页面跳转
CY7C09079V_05 PDF预览

CY7C09079V_05

更新时间: 2024-09-18 04:53:31
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 537K
描述
3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM

CY7C09079V_05 数据手册

 浏览型号CY7C09079V_05的Datasheet PDF文件第2页浏览型号CY7C09079V_05的Datasheet PDF文件第3页浏览型号CY7C09079V_05的Datasheet PDF文件第4页浏览型号CY7C09079V_05的Datasheet PDF文件第5页浏览型号CY7C09079V_05的Datasheet PDF文件第6页浏览型号CY7C09079V_05的Datasheet PDF文件第7页 
CY7C09079V/89V/99V  
CY7C09179V/89V/99V  
CY7C09079V/89V/99V  
CY7C09179V/89V/99V  
3.3V 32K/64K/128K x 8/9  
Synchronous Dual-Port Static RAM  
High-speed clock to data access 6.5[1]/7.5[1]/9/12 ns  
(max.)  
Features  
True Dual-Ported memory cells which allow simulta-  
neous access of the same memory location  
3.3V low operating power  
— Active= 115 mA (typical)  
6 Flow-Through/Pipelined devices  
— 32K x 8/9 organizations (CY7C09079V/179V)  
— 64K x 8/9 organizations (CY7C09089V/189V)  
— 128K x 8/9 organizations (CY7C09099V/199V)  
3 Modes  
Standby= 10 µA (typical)  
• Fully synchronous interface for easier operation  
• Burst counters increment addresses internally  
— Shorten cycle times  
— Minimize bus noise  
— Flow-Through  
— Supported in Flow-Through and Pipelined modes  
• Dual Chip Enables for easy depth expansion  
• Automatic power-down  
— Pipelined  
— Burst  
• Pipelined output mode on both ports allows fast  
100-MHz operation  
• Commercial and Industrial temperature ranges  
• Available in 100-pin TQFP  
• 0.35-micron CMOS for optimum speed/power  
• Pb-Free packages available  
Logic Block Diagram  
R/WL  
OEL  
R/WR  
OER  
CE0L  
CE0R  
1
1
CE1L  
CE1R  
0
0
0/1  
0/1  
1
0
0
1
0/1  
0/1  
FT/PipeL  
FT/PipeR  
8/9  
8/9  
[2]  
[2]  
7/8R  
I/O0L–I/O7/8L  
I/O0R–I/O  
I/O  
Control  
I/O  
Control  
15/16/17  
15/16/17  
[3]  
[3]  
A0–A  
CLKL  
A0–A  
14/15/16R  
14/15/16L  
Counter/  
Counter/  
Address  
Register  
Decode  
CLKR  
Address  
Register  
Decode  
True Dual-Ported  
ADSL  
ADSR  
RAM Array  
CNTENL  
CNTRSTL  
CNTENR  
CNTRSTR  
Notes:  
1. See page 6 for Load Conditions.  
2. I/O –I/O for x8 devices, I/O –I/O for x9 devices.  
0
7
0
8
3. A –A for 32K, A –A for 64K, and A –A for 128K devices.  
0
14  
0
15  
0
16  
Cypress Semiconductor Corporation  
Document #: 38-06043 Rev. *B  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised May 18, 2005  

与CY7C09079V_05相关器件

型号 品牌 获取价格 描述 数据表
CY7C09079V-12AC CYPRESS

获取价格

3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V-6AC CYPRESS

获取价格

3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V-7AC CYPRESS

获取价格

3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V-7AI CYPRESS

获取价格

3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09079V-9AC CYPRESS

获取价格

3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09089 CYPRESS

获取价格

64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09089-10AC CYPRESS

获取价格

Multi-Port SRAM, 64KX8, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09089-10AI CYPRESS

获取价格

Multi-Port SRAM, 64KX8, 10ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C09089-12AC CYPRESS

获取价格

64K/128K x 8/9 Synchronous Dual-Port Static RAM
CY7C09089-6AC CYPRESS

获取价格

64K/128K x 8/9 Synchronous Dual-Port Static RAM