5秒后页面跳转
CY7C008_05 PDF预览

CY7C008_05

更新时间: 2024-11-07 04:53:27
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
19页 453K
描述
64K/128K x 8/9 Dual-Port Static RAM

CY7C008_05 数据手册

 浏览型号CY7C008_05的Datasheet PDF文件第2页浏览型号CY7C008_05的Datasheet PDF文件第3页浏览型号CY7C008_05的Datasheet PDF文件第4页浏览型号CY7C008_05的Datasheet PDF文件第5页浏览型号CY7C008_05的Datasheet PDF文件第6页浏览型号CY7C008_05的Datasheet PDF文件第7页 
CY7C008/009  
CY7C018/01964K/128K  
x 8/9 Dual-Port Static RAM  
CY7C008/009  
CY7C018/019  
64K/128K x 8/9 Dual-Port Static RAM  
Features  
• TrueDual-Portedmemorycellsthatallowsimultaneous  
access of the same memory location  
• Automatic power-down  
• Expandable data bus to 16/18 bits or more using  
Master/Slave chip select when using more than one  
device  
• 64K x 8 organization (CY7C008)  
• 128K x 8 organization (CY7C009)  
• 64K x 9 organization (CY7C018)  
• 128K x 9 organization (CY7C019)  
• 0.35-micron CMOS for optimum speed/power  
• High-speed access: 12[1]/15/20 ns  
• Low operating power  
• On-chip arbitration logic  
• Semaphores included to permit software handshaking  
between ports  
• INT flags for port-to-port communication  
• Dual Chip Enables  
• Pin select for Master or Slave  
— Active: ICC = 180 mA (typical)  
— Standby: ISB3 = 0.05 mA (typical)  
• Fully asynchronous operation  
• Commercial and Industrial temperature ranges  
• Available in 100-pin TQFP; Pb-Free packages available  
Logic Block Diagram  
R/WL  
CE0L  
R/WR  
CE0R  
CE1L  
CE1R  
CEL  
CER  
OEL  
OER  
8/9  
8/9  
[2]  
[2]  
I/O0L–I/O7/8L  
I/O0R–I/O7/8R  
I/O  
Control  
I/O  
Control  
16/17  
16/17  
Address  
Decode  
Address  
Decode  
True Dual-Ported  
[3]  
[3]  
A0L–A15/16L  
A0R–A15/16R  
RAM Array  
16/17  
16/17  
[3]  
[3]  
A0L–A15/16L  
A0R–A15/16R  
CEL  
CER  
OER  
Interrupt  
Semaphore  
Arbitration  
OEL  
R/WL  
SEML  
R/WR  
SEMR  
[4]  
[4]  
BUSYL  
BUSYR  
INTL  
INTR  
M/S  
Notes:  
1. See page 6 for Load Conditions.  
2. I/O –I/O for x8 devices; I/O –I/O for x9 devices.  
0
7
0
8
3. A –A for 64K devices; A –A for 128K.  
0
15  
0
16  
4. BUSY is an output in master mode and an input in slave mode.  
Cypress Semiconductor Corporation  
Document #: 38-06041 Rev. *D  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised September 6, 2005  

与CY7C008_05相关器件

型号 品牌 获取价格 描述 数据表
CY7C008-12AC CYPRESS

获取价格

64K/128K x 8/9 Dual-Port Static RAM
CY7C008-15AC CYPRESS

获取价格

64K/128K x 8/9 Dual-Port Static RAM
CY7C008-15AI CYPRESS

获取价格

Dual-Port SRAM, 64KX8, 15ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C008-15AXC CYPRESS

获取价格

64K/128K x 8/9 Dual-Port Static RAM
CY7C008-20AC CYPRESS

获取价格

64K/128K x 8/9 Dual-Port Static RAM
CY7C008-20ACT CYPRESS

获取价格

Dual-Port SRAM, 64KX8, 20ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C008-20AI CYPRESS

获取价格

Dual-Port SRAM, 64KX8, 20ns, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C008V CYPRESS

获取价格

3.3V 64K/128K x 8/9 Dual-Port Static RAM
CY7C008V_05 CYPRESS

获取价格

3.3V 64K/128K x 8/9 Dual-Port Static RAM
CY7C008V_12 CYPRESS

获取价格

3.3 V 4 K / 8 K / 16 K × 16 Dual-Port Static