Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.
CY54/74FCT841T
SCCS035 - September 1994 - Revised March 2000
10-Bit Latch
• High-speed parallel latches
• Buffered common latch enable input
Features
• Function, pinout, and drive compatible with FCT, F, and
AM29841 logic
• FCT-C speed at 5.5 ns max. (Com’l)
FCT-B speed at 6.5 ns max. (Com’l)
• Reduced VOH (typically = 3.3V) versions of equivalent
FCT functions
• Edge-rate control circuitry for significantly improved
noise characteristics
Functional Description
The FCT841T bus interface latch is designed to eliminate the
extra packages required to buffer existing latches and provide
extra data width for wider address/data paths or buses
carrying parity. The FCT841T is a buffered 10-bit wide version
of the FCT373 function.
The FCT841T high-performance interface is designed for
high-capacitance load drive capability while providing
low-capacitance bus loading at both inputs and outputs.
Outputs are designed for low-capacitance bus loading in the
high impedance state and are designed with a power-off
disable feature to allow for live insertion of boards.
• Power-off disable feature
• Matched rise and fall times
• ESD > 2000V
• Fully compatible with TTL input and output logic levels
• Sink current
64 mA (Com’l),
32 mA (Mil)
Source current 32 mA (Com’l),
12 mA (Mil)
Functional Block Diagram
D
0
D
1
D
2
D
D
4
D
D
D
N
3
5
N- 1
D
D
Q
Q
D
Q
Q
D
Q
Q
D
Q
Q
D
Q
Q
D
Q
Q
D
Q
Q
Q
LE
LE
LE
LE
LE
LE
LE
LE
LE
OE
Y
0
Y
1
Y
2
Y
3
Y
4
Y
5
Y
N- 1
Y
N
Logic Block Diagram
Pin Configurations
DIP/QSOP/SOIC
Top View
10
D
D
10
Q
Y
24
23
22
21
OE
1
2
3
4
LE
V
CC
LE
D
0
Y
0
Y
1
D
1
OE
Y
2
D
2
Y
20
19
18
17
16
D
3
5
3
D
4
Y
4
6
D
5
Y
5
7
Y
6
D
6
8
D
7
9
Y
7
Y
D
8
10
11
8
15
14
13
Y
9
D
9
LE
GND
12
Copyright © 2000, Texas Instruments Incorporated