5秒后页面跳转
CY62256L-70SNIT PDF预览

CY62256L-70SNIT

更新时间: 2024-11-25 21:07:23
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器光电二极管内存集成电路
页数 文件大小 规格书
14页 458K
描述
Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, 0.300 INCH, SOIC-28

CY62256L-70SNIT 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP,针数:28
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.1
最长访问时间:70 nsJESD-30 代码:R-PDSO-G28
长度:17.9324 mm内存密度:262144 bit
内存集成电路类型:STANDARD SRAM内存宽度:8
功能数量:1端口数量:1
端子数量:28字数:32768 words
字数代码:32000工作模式:ASYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:32KX8输出特性:3-STATE
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE并行/串行:PARALLEL
认证状态:Not Qualified座面最大高度:2.794 mm
最小待机电流:2 V最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5057 mmBase Number Matches:1

CY62256L-70SNIT 数据手册

 浏览型号CY62256L-70SNIT的Datasheet PDF文件第2页浏览型号CY62256L-70SNIT的Datasheet PDF文件第3页浏览型号CY62256L-70SNIT的Datasheet PDF文件第4页浏览型号CY62256L-70SNIT的Datasheet PDF文件第5页浏览型号CY62256L-70SNIT的Datasheet PDF文件第6页浏览型号CY62256L-70SNIT的Datasheet PDF文件第7页 
CY62256  
256K (32K x 8) Static RAM  
Features  
Functional Description[1]  
• High speed  
The CY62256 is a high-performance CMOS static RAM  
organized as 32K words by 8 bits. Easy memory expansion is  
provided by an active LOW chip enable (CE) and active LOW  
output enable (OE) and Tri-state drivers. This device has an  
automatic power-down feature, reducing the power  
consumption by 99.9% when deselected.  
— 55 ns  
• Temperature Ranges  
— Commercial: 0°C to 70°C  
— Industrial: –40°C to 85°C  
— Automotive: –40°C to 125°C  
• Voltage range  
An active LOW write enable signal (WE) controls the  
writing/reading operation of the memory. When CE and WE  
inputs are both LOW, data on the eight data input/output pins  
(I/O0 through I/O7) is written into the memory location  
addressed by the address present on the address pins (A0  
through A14). Reading the device is accomplished by selecting  
the device and enabling the outputs, CE and OE active LOW,  
while WE remains inactive or HIGH. Under these conditions,  
the contents of the location addressed by the information on  
address pins are present on the eight data input/output pins.  
— 4.5V – 5.5V  
• Low active power and standby power  
• Easy memory expansion with CE and OE features  
• TTL-compatible inputs and outputs  
• Automatic power-down when deselected  
• CMOS for optimum speed/power  
The input/output pins remain in a high-impedance state unless  
the chip is selected, outputs are enabled, and write enable  
(WE) is HIGH.  
• Available in a Pb-free and non Pb-free standard 28-pin  
narrow SOIC, 28-pin TSOP-1, 28-pin Reverse TSOP-1  
and 28-pin DIP packages  
Logic Block Diagram  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
0
1
2
3
4
5
6
INPUTBUFFER  
A
A
A
10  
9
8
A
7
6
5
32K × 8  
ARRAY  
A
A
A
A
A
4
3
2
CE  
WE  
POWER  
DOWN  
COLUMN  
DECODER  
I/O  
7
OE  
Note:  
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05248 Rev. *F  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised August 3, 2006  

与CY62256L-70SNIT相关器件

型号 品牌 获取价格 描述 数据表
CY62256L-70SNXC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256L-70SNXC ROCHESTER

获取价格

32KX8 STANDARD SRAM, 70ns, PDSO28, 0.300 INCH, LEAD FREE, SOIC-28
CY62256L-70SNXI CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256L-70SNXI ROCHESTER

获取价格

32KX8 STANDARD SRAM, 70ns, PDSO28, 0.300 INCH, LEAD FREE, SOIC-28
CY62256L-70ZC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256L-70ZI CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256L-70ZRC CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256L-70ZRCT CYPRESS

获取价格

Standard SRAM, 32KX8, 70ns, CMOS, PDSO28, REVERSE, TSOP1-28
CY62256LL CYPRESS

获取价格

256K (32K x 8) Static RAM
CY62256LL-55RZC CYPRESS

获取价格

Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, REVERSE, TSOP-28