CY62256LL-55SNXET

更新时间： 2024-02-12 22:39:29

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		存储内存集成电路静态存储器光电二极管
页数	文件大小	规格书
12页	395K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY62256LL-55SNXET 数据手册

浏览型号CY62256LL-55SNXET的Datasheet PDF文件第2页

浏览型号CY62256LL-55SNXET的Datasheet PDF文件第3页

浏览型号CY62256LL-55SNXET的Datasheet PDF文件第4页

浏览型号CY62256LL-55SNXET的Datasheet PDF文件第5页

浏览型号CY62256LL-55SNXET的Datasheet PDF文件第6页

CY62256

256K (32K x 8) Static RAM

Features

Functional Description^[1]

• Temperature Ranges

—Commercial: 0°C to 70°C

— Industrial: –40°C to 85°C

— Automotive: –40°C to 125°C

• High speed: 55 ns and 70 ns

The CY62256 is a high-performance CMOS static RAM

organized as 32K words by 8 bits. Easy memory expansion is

provided by an active LOW chip enable (CE) and active LOW

output enable (OE) and three-state drivers. This device has an

automatic power-down feature, reducing the power

consumption by 99.9% when deselected.

An active LOW write enable signal (WE) controls the

writing/reading operation of the memory. When CE and WE

inputs are both LOW, data on the eight data input/output pins

(I/O₀through I/O₇) is written into the memory location

addressed by the address present on the address pins (A₀

through A₁₄). Reading the device is accomplished by selecting

the device and enabling the outputs, CE and OE active LOW,

while WE remains inactive or HIGH. Under these conditions,

the contents of the location addressed by the information on

address pins are present on the eight data input/output pins.

• Voltage range: 4.5V–5.5V operation

• Low active power (70 ns, LL version, Com’l and Ind’l)

— 275 mW (max.)

• Low standby power (70 ns, LL version, Com’l and Ind’l)

— 28 µW (max.)

• Easy memory expansion with CE and OE features

• TTL-compatible inputs and outputs

• Automatic power-down when deselected

• CMOS for optimum speed/power

• Package available in a standard 450-mil-wide (300-mil

body width) 28-lead narrow SOIC, 28-lead TSOP-1,

28-lead reverse TSOP-1, and 600-mil 28-lead PDIP

packages

The input/output pins remain in a high-impedance state unless

the chip is selected, outputs are enabled, and write enable

(WE) is HIGH.

Logic Block Diagram

I/O

INPUTBUFFER

512 x 512

ARRAY

POWER

DOWN

COLUMN

DECODER

I/O

Note:

1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-05248 Rev. *C

Revised June 25, 2004

12 3 4 5 6 7...12

中文翻译

下载PDF

与CY62256LL-55SNXET相关器件

型号	品牌	获取价格	描述	数据表
CY62256LL-55SNXI	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55SNXI	ROCHESTER	获取价格	32KX8 STANDARD SRAM, 55ns, PDSO28, 0.300 INCH, LEAD FREE, SOIC-28
CY62256LL-55ZC	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55ZE	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55ZI	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55ZIT	CYPRESS	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 8 X 13.40 MM, TSOP1-28
CY62256LL-55ZRC	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55ZRE	CYPRESS	获取价格	256K (32K x 8) Static RAM
CY62256LL-55ZRET	CYPRESS	获取价格	Standard SRAM, 32KX8, 55ns, CMOS, PDSO28, 8 X 13.40 MM, REVERSE, TSOP1-28
CY62256LL-55ZRXE	CYPRESS	获取价格	256K (32K x 8) Static RAM

与CY62256LL-55SNXET相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

3
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

5
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

3

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62256LL-55SNXET

CY62256LL-55SNXET 数据手册

与CY62256LL-55SNXET相关器件

与CY62256LL-55SNXET相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY62256LL-55SNXET

CY62256LL-55SNXET 数据手册

与CY62256LL-55SNXET相关器件

与CY62256LL-55SNXET相关文章

您还可以找

您在本页遇到什么问题？