5秒后页面跳转
捷配首页

Datasheet > CY6212BLL-70SC
CY6212BLL-70SC PDF预览

CY6212BLL-70SC

更新时间： 2024-02-27 01:01:09
品牌 Logo 应用领域
其他 - ETC 静态存储器
页数 文件大小 规格书
10页 320K
描述
IC-SM 1MB CMOS SRAM

阅读下载

中文翻译

获取价格

CY6212BLL-70SC 数据手册

 浏览型号CY6212BLL-70SC的Datasheet PDF文件第2页浏览型号CY6212BLL-70SC的Datasheet PDF文件第3页浏览型号CY6212BLL-70SC的Datasheet PDF文件第4页浏览型号CY6212BLL-70SC的Datasheet PDF文件第5页浏览型号CY6212BLL-70SC的Datasheet PDF文件第6页浏览型号CY6212BLL-70SC的Datasheet PDF文件第7页 
fax id: 1072  
CY62128  
128K x 8 Static RAM  
feature that reduces power consumption by more than 75%  
when deselected.  
Features  
• 4.5V 5.5V operation  
−
Writing to the device is accomplished by taking chip enable  
• CMOS for optimum speed/power  
• Low active power (70 ns, LL version)  
— 330 mW (max.) (60 mA)  
one (CE ) and write enable (WE) inputs LOW and chip enable  
1
two (CE ) input HIGH. Data on the eight I/O pins (I/O through  
2
0
I/O ) is then written into the location specified on the address  
7
pins (A through A ).  
0
16  
• Low standby power (70 ns, LL version)  
Reading from the device is accomplished by taking chip en-  
able one (CE ) and output enable (OE) LOW while forcing  
— 110 W (max.) (20 A)  
µ
µ
1
• Automatic power-down when deselected  
• TTL-compatible inputs and outputs  
• Easy memory expansion with CE , CE , and OE options  
write enable (WE) and chip enable two (CE ) HIGH. Under  
2
these conditions, the contents of the memory location speci-  
fied by the address pins will appear on the I/O pins.  
1
2
The eight input/output pins (I/O through I/O ) are placed in a  
0
7
Functional Description  
high-impedance state when the device is deselected (CE  
1
HIGH or CE LOW), the outputs are disabled (OE HIGH), or  
2
The CY62128 is a high-performance CMOS static RAM orga-  
nized as 131,072 words by 8 bits. Easy memory expansion is  
during a write operation (CE LOW, CE HIGH, and WE LOW).  
1
2
The CY62128 is available in a standard 450-mil-wide SOIC,  
32-pin TSOP type I and STSOP packages.  
provided by an active LOW chip enable (CE ), an active HIGH  
1
chip enable (CE ), an active LOW output enable (OE), and  
2
three-state drivers. This device has an automatic power-down  
Logic Block Diagram  
Pin  
Configurations  
Top View  
SOIC  
V
NC  
32  
31  
30  
1
CC  
A
A
A
16  
14  
12  
A
2
3
4
15  
CE  
2
29  
28  
WE  
A
I/O  
0
5
A
A
7
13  
INPUTBUFFER  
27  
26  
6
A
8
A
9
6
A
5
7
I/O  
1
A
0
25  
24  
23  
22  
21  
A
A
3
8
9
10  
11  
12  
13  
4
A
11  
A
1
OE  
I/O  
2
A
2
A
A
10  
2
A
3
A
1
CE  
1
A
4
I/O  
3
512x256x8  
ARRAY  
I/O  
7
A
0
0
A
5
I/O  
I/O  
I/O  
I/O  
6
20  
19  
A
6
I/O  
4
I/O  
1
2
5
4
3
A
14  
15  
16  
7
A
I/O  
I/O  
8
18  
17  
I/O  
5
GND  
I/O  
6
POWER  
DOWN  
COLUMN  
DECODER  
CE  
1
2
CE  
I/O  
7
WE  
62128-1  
A
OE  
A
A
A
A
A
A
1
2
4
5
16  
15  
14  
13  
12  
11  
10  
9
8
7
6
5
4
3
32  
OE  
11  
17  
3
31  
30  
29  
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
A
A
1
A
10  
9
8
2
18  
19  
3
4
5
6
7
8
A
A
CE  
6
7
1
A
I/O  
I/O  
I/O  
GND  
I/O  
I/O  
4
I/O  
I/O  
7
I/O  
6
I/O  
5
I/O  
4
I/O  
3
13  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
0
A
A
WE  
CE  
A
12  
14  
0
1
2
2
TSOP I  
TSOP I/ STSOP  
Top View  
(not to scale)  
A
15  
16  
V
NC  
CC  
Reverse Pinout  
Top View  
(not to scale)  
CC  
V
NC  
A
A
A
A
7
A
6
9
GND  
3
I/O  
2
A
10  
11  
12  
13  
14  
15  
16  
16  
15  
I/O  
1
CE  
WE  
5
2
14  
12  
I/O  
6
I/O  
CE  
1
I/O  
0
A
0
A
7
13  
A
A
A
9
1
8
A
10  
A
2
A
3
A
5
A
4
31  
32  
2
1
A
OE  
11  
62128-2  
62128-2  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
July 1996 - Revised June 18, 1998  
1234567...10

中文翻译

下载PDF

与CY6212BLL-70SC相关器件

型号 品牌 获取价格 描述 数据表
CY62136BV18LL-70BAI ETC

获取价格

 		x16 SRAM
CY62136CV CYPRESS

获取价格

 		2-Mbit (128K x 16) Static RAM
CY62136CV18 CYPRESS

获取价格

 		128K x 16 Static RAM
CY62136CV18LL-55BAI CYPRESS

获取价格

 		128K x 16 Static RAM
CY62136CV18LL-55BVI CYPRESS

获取价格

 		128K x 16 Static RAM
CY62136CV18LL-70BAI CYPRESS

获取价格

 		128K x 16 Static RAM
CY62136CV18LL-70BAIT CYPRESS

获取价格

 		Standard SRAM, 128KX16, 70ns, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY62136CV18LL-70BVI CYPRESS

获取价格

 		128K x 16 Static RAM
CY62136CV30 CYPRESS

获取价格

 		2M (128K x 16) Static RAM
CY62136CV30_06 CYPRESS

获取价格

 		2-Mbit (128K x 16) Static RAM

与CY6212BLL-70SC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证