Datasheet > CY23EP05SXC-1T

CY23EP05SXC-1T

更新时间： 2024-11-26 14:56:39

品牌	Logo	应用领域
英飞凌 - INFINEON		/
页数	文件大小	规格书
19页	714K
描述
2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY23EP05SXC-1T 数据手册

CY23EP05

2.5 V or 3.3 V,10–220 MHz, Low Jitter,

5 Output Zero Delay Buffer

2.5

V or 3.3 V,10–220 MHz, Low Jitter, 5 Output Zero Delay Buffer

Features

Functional Description

■ 10 MHz to 220 MHz maximum operating range

The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to

distribute low-jitter high-speed clocks and is available in a 8-pin

■ Zero input-output propagation delay, adjustable by loading on

CLKOUT pin

SOIC package. It accepts one reference input, and drives out five

low-skew clocks. The -1H version operates up to 220 (200) MHz

frequencies at 3.3 V (2.5 V), and has a higher drive strength than

the -1 devices. All parts have on-chip PLLs which lock to an input

clock on the REF pin. The PLL feedback is on-chip and is

obtained from the CLKOUT pad.

■ Multiple low-skew outputs

❐ 30 ps typical output-output skew

❐ One input drives five outputs

■ 22 ps typical cycle-to-cycle jitter

■ 13 ps typical period jitter

The CY23EP05 PLL enters a power-down mode when there are

no rising edges on the REF input (< ~2 MHz). In this state, the

outputs are three-stated and the PLL is turned off, resulting in

less than 25 A of current draw.

■ Standard and high drive strength options

■ Available in space-saving 150-mil SOIC package

■ 3.3 V or 2.5 V operation

The CY23EP05 is available in different configurations, as shown

in the Ordering Information table. The CY23EP05-1 is the base

part. The CY23EP05-1H is the high-drive version of the -1, and

its rise and fall times are much faster than the -1.

■ Industrial temperature available

These parts are not intended for 5 V input-tolerant applications.

For a complete list of related documentation, click here.

Logic Block Diagram

CLKOUT

CLK1

PLL

REF

CLK2

CLK3

CLK4

Cypress Semiconductor Corporation

Document Number: 38-07759 Rev. *G

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 8, 2018

12 3 4 5 6 7...19

中文翻译

下载PDF

与CY23EP05SXC-1T相关器件

型号	品牌	获取价格	描述	数据表
CY23EP05SXC-T	CYPRESS	获取价格	PLL Based Clock Driver, 23EP Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150
CY23EP05SXI-1	CYPRESS	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1	INFINEON	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1H	CYPRESS	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1H	INFINEON	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1HT	CYPRESS	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1HT	INFINEON	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1T	CYPRESS	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SXI-1T	INFINEON	获取价格	2.5V or 3.3V,10- 220 MHz, Low Jitter, 5 Output Zero Delay Buffer
CY23EP05SZXC-1T	CYPRESS	获取价格	PLL Based Clock Driver, 23EP Series, 8 True Output(s), 0 Inverted Output(s), PDSO8, 4.40 M

与CY23EP05SXC-1T相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

CY23EP05SXC-1T

CY23EP05SXC-1T 数据手册

与CY23EP05SXC-1T相关器件

与CY23EP05SXC-1T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY23EP05SXC-1T

CY23EP05SXC-1T 数据手册

与CY23EP05SXC-1T相关器件

与CY23EP05SXC-1T相关文章

您还可以找

您在本页遇到什么问题？