5秒后页面跳转
CS5521_09 PDF预览

CS5521_09

更新时间: 2024-10-28 06:49:27
品牌 Logo 应用领域
凌云 - CIRRUS /
页数 文件大小 规格书
56页 392K
描述
16-bit or 24-bit, 2/4/8-channel ADCs with PGIA

CS5521_09 数据手册

 浏览型号CS5521_09的Datasheet PDF文件第1页浏览型号CS5521_09的Datasheet PDF文件第2页浏览型号CS5521_09的Datasheet PDF文件第3页浏览型号CS5521_09的Datasheet PDF文件第5页浏览型号CS5521_09的Datasheet PDF文件第6页浏览型号CS5521_09的Datasheet PDF文件第7页 
CS5521/22/23/24/28  
LIST OF FIGURES  
Figure 1. Continuous Running SCLK Timing (Not to Scale) ......................................................... 12  
Figure 2. SDI Write Timing (Not to Scale)..................................................................................... 12  
Figure 3. SDO Read Timing (Not to Scale)................................................................................... 12  
Figure 4. Multiplexer Configurations.............................................................................................. 13  
Figure 5. Input Models for AIN+ and AIN- pins, 100 mV Input Ranges....................................... 14  
Figure 6. Input Models for AIN+ and AIN- pins, >100 mV input ranges ........................................ 14  
Figure 7. Input Ranges Greater than 5 V ...................................................................................... 16  
Figure 8. Input Model for VREF+ and VREF- Pins........................................................................ 16  
Figure 9. CS5523/24 Register Diagram ........................................................................................ 17  
Figure 10. Command and Data Word Timing................................................................................ 25  
Figure 11. Self Calibration of Offset (Low Ranges)....................................................................... 32  
Figure 12. Self Calibration of Offset (High Ranges)...................................................................... 32  
Figure 13. Self Calibration of Gain (All Ranges) ........................................................................... 32  
Figure 14. System Calibration of Offset (Low Ranges)................................................................. 32  
Figure 15. System Calibration of Offset (High Ranges) ................................................................ 33  
Figure 16. System Calibration of Gain (Low Ranges)................................................................... 33  
Figure 17. System Calibration of Gain (High Ranges) .................................................................. 33  
Figure 18. Filter Response (Normalized to Output Word Rate = 15 Sps) ..................................... 42  
Figure 19. Typical Linearity Error for CS5521/23.......................................................................... 42  
Figure 20. Typical Linearity Error for CS5522/24/28..................................................................... 42  
Figure 21. CS5522 Configured to use on-chip charge pump to supply NBV ................................ 43  
Figure 22. CS5522 Configured for ground-referenced Unipolar Signals....................................... 44  
Figure 23. CS5522 Configured for Single Supply Bridge Measurement....................................... 44  
Figure 24. Charge Pump Drive Circuit for VD+ = 3 V.................................................................... 45  
Figure 25. Alternate NBV Circuits ................................................................................................. 45  
LIST OF TABLES  
Table 1. Relationship between Full Scale Input, Gain Factors, and Internal Analog  
Signal Limitations ............................................................................................................. 15  
Table 2. Command Register Quick Reference.............................................................................. 19  
Table 3. Channel-Setup Registers ................................................................................................ 27  
Table 4. Configuration Register..................................................................................................... 30  
Table 5. Offset and Gain Registers............................................................................................... 31  
Table 6. Output Coding for 16-bit CS5521/23 and 24-bit CS5522/24/28...................................... 40  
4
DS317F8  

与CS5521_09相关器件

型号 品牌 获取价格 描述 数据表
CS5521-AP CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5521-AS CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5521-ASZ CIRRUS

获取价格

16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5522 CIRRUS

获取价格

16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5522-AP CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5522-AS CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5522-ASZ CIRRUS

获取价格

16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5523 CIRRUS

获取价格

16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5523-AP CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5523-AS CIRRUS

获取价格

16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA