5秒后页面跳转
CL3P-67202L-65 PDF预览

CL3P-67202L-65

更新时间: 2024-09-17 20:43:47
品牌 Logo 应用领域
TEMIC 时钟先进先出芯片光电二极管内存集成电路
页数 文件大小 规格书
16页 158K
描述
FIFO, 1KX9, 65ns, Asynchronous, CMOS, PDIP28,

CL3P-67202L-65 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.77
最长访问时间:65 ns最大时钟频率 (fCLK):12.5 MHz
JESD-30 代码:R-PDIP-T28JESD-609代码:e0
内存密度:9216 bit内存集成电路类型:OTHER FIFO
内存宽度:9端子数量:28
字数:1024 words字数代码:1000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:1KX9
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP28,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:3.3 V
认证状态:Not Qualified最大待机电流:0.00002 A
子类别:FIFOs最大压摆率:0.06 mA
标称供电电压 (Vsup):3.3 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

CL3P-67202L-65 数据手册

 浏览型号CL3P-67202L-65的Datasheet PDF文件第2页浏览型号CL3P-67202L-65的Datasheet PDF文件第3页浏览型号CL3P-67202L-65的Datasheet PDF文件第4页浏览型号CL3P-67202L-65的Datasheet PDF文件第5页浏览型号CL3P-67202L-65的Datasheet PDF文件第6页浏览型号CL3P-67202L-65的Datasheet PDF文件第7页 
MATRA MHS  
L 67201/L 67202  
512 × 9 & 1K × 9 / 3.3 Volts CMOS Parallel FIFO  
Introduction  
The L67201/202 implement a first-in first-out algorithm, Using an array of eight transistors (8 T) memory cell and  
featuring asynchronous read/write operations. The FULL fabricated with the state of the art 1.0 µm lithography  
and EMPTY flags prevent data overflow and underflow. named SCMOS, the L 67201/202 combine an extremely  
The Expansion logic allows unlimited expansion in word low standby supply current (typ = 1.0 µA) with a fast  
size and depth with no timing penalties. Twin address access time at 55 ns over the full temperature range. All  
pointers automatically generate internal read and write versions offer battery backup data retention capability  
addresses, and no external address information are with a typical power consumption at less than 5 µW.  
required for the MHS FIFOs. Address pointers are  
For military/space applications that demand superior  
automatically incremented with the write pin and read  
levels of performance and reliability the L 67201/202 is  
pin. The 9 bits wide data are used in data communications  
processed according to the methods of the latest revision  
applications where a parity bit for error checking is  
of the MIL STD 883 (class B or S) and/or ESA SCC 9000.  
necessary. The Retransmit pin reset the Read pointer to  
zero without affecting the write pointer. This is very  
useful for retransmitting data when an error is detected in  
the system.  
Features  
D First-in first-out dual port memory  
D Single supply 3.3 ± 0.3 volts  
D 512 × 9 organisation (L 67201)  
D 1024 × 9 organisation (L 67202)  
D Fast access time  
D Fully expandable by word width or depth  
D Asynchronous read/write operations  
D Empty, full and half flags in single device mode  
D Retransmit capability  
D Bi-directional applications  
55, 60, 65 ns, commercial, industrial military and  
automotive  
D Battery back-up operation 2 V data retention  
D TTL compatible  
D Wide temperature range :  
D High performance SCMOS technology  
– 55 °C to + 125 °C  
D 67201L/202L low power  
67201V/202V very low power  
Rev. C (10/11/95)  
1

与CL3P-67202L-65相关器件

型号 品牌 获取价格 描述 数据表
CL3P-67203L-60 ATMEL

获取价格

FIFO, 2KX9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67203L-65 ATMEL

获取价格

FIFO, 2KX9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67203V-65 TEMIC

获取价格

FIFO, 2KX9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67204L-55 TEMIC

获取价格

FIFO, 4KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67204L-55 ATMEL

获取价格

FIFO, 4KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67204L-60 ATMEL

获取价格

FIFO, 4KX9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67204L-65 ATMEL

获取价格

FIFO, 4KX9, 65ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67204V-60 ATMEL

获取价格

FIFO, 4KX9, 60ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67205L-55 TEMIC

获取价格

FIFO, 8KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28
CL3P-67205V-55 TEMIC

获取价格

FIFO, 8KX9, 55ns, Asynchronous, CMOS, PDIP28, 0.300 INCH, PLASTIC, DIP-28