5秒后页面跳转
CDP1855E PDF预览

CDP1855E

更新时间: 2024-11-17 22:48:47
品牌 Logo 应用领域
英特矽尔 - INTERSIL 外围集成电路光电二极管时钟
页数 文件大小 规格书
15页 88K
描述
8-Bit Programmable Multiply/Divide Unit

CDP1855E 数据手册

 浏览型号CDP1855E的Datasheet PDF文件第2页浏览型号CDP1855E的Datasheet PDF文件第3页浏览型号CDP1855E的Datasheet PDF文件第4页浏览型号CDP1855E的Datasheet PDF文件第5页浏览型号CDP1855E的Datasheet PDF文件第6页浏览型号CDP1855E的Datasheet PDF文件第7页 
CDP1855,  
CDP1855C  
8-Bit Programmable  
Multiply/Divide Unit  
March 1997  
Features  
Description  
• Cascadable Up to 4 Units for 32-Bit by 32-Bit Multiply  
or 64 ÷ 32-Bit Divide  
The CDP1855 and CDP1855C are CMOS 8-bit multi-  
ply/divide units which can be used to greatly increase the  
capabilities of 8-bit microprocessors. They perform multiply  
and divide operations on unsigned, binary operators. In  
general, microprocessors do not contain multiply or divide  
instructions and even efficiently coded multiply or divide  
subroutines require considerable memory and execution  
time. These multiply/divide units directly interface to the  
CDP1800-series microprocessors via the N-lines and can  
easily be configured to fit in either the memory or I/O space  
of other 8-bit microprocessors.  
• 8-Bit by 8-Bit Multiply or 16 ÷ 8-Bit Divide in 5.6µs at  
5V or 2.8µs at 10V  
• Direct Interface to CDP1800-Series Microprocessors  
• Easy Interface to Other 8-Bit Microprocessors  
• Significantly Increases Throughput of Microprocessor  
Used for Arithmetic Calculations  
Ordering Information  
The multiple/divide unit is based on a method of multiplying  
by add and shift right operations and dividing by subtract and  
shift left operations. The device is structured to permit cas-  
cading identical units to handle operands up to 32 bits.  
PKG.  
NO.  
PACKAGE TEMP. RANGE  
5V  
-40 C to +85 C CDP1855CE CDP1855E E28.6  
CDP1855CEX E28.6  
-40 C to +85 C CDP1855CD CDP1855D D28.6  
CDP1855CDX D28.6  
10V  
o
o
PDIP  
Burn-In  
SBDIP  
Burn-In  
The CDP1855 and CDP1855C are functionally identical.  
They differ in that the CDP1855 has a recommended  
operating voltage range of 4V to 10.5V, and the CDP1855C,  
a recommended operating voltage range of 4V to 6.5V.  
-
o
o
-
The CDP1855 and CDP1855C types are supplied in a 28  
lead hermetic dual-in-line ceramic package (D suffix) and in  
a 28 lead dual-in-line plastic package (E suffix). The  
CDP1855C is also available in chip form (H suffix).  
Pinout  
Circuit Configuration  
28 LEAD DIP  
TOP VIEW  
+V  
CLEAR  
XTAL  
CLEAR  
CE  
CLEAR  
CTL  
1
2
3
4
5
6
7
8
9
28 V  
DD  
CLK  
RA0  
RA1  
RA2  
STB  
CE  
C1  
27 CN0  
26 CN1  
25 CI  
N0  
N1  
CN0  
CN1  
C.O./O.F.  
N2  
Y
Z
24  
23  
Y
L
L
R
TPB  
MRD  
Z
R
RD/WE  
CDP1855  
SHIFT  
CLK  
22 BUS 7  
21 BUS 6  
CDP1802  
Y
L
STB  
20  
BUS 5  
Z
R
RD/WE 10  
RA2 11  
RA1 12  
RA0 13  
19 BUS 4  
18 BUS 3  
17 BUS 2  
16 BUS 1  
15 BUS 0  
CTL  
C0  
EF  
Y
R
V
14  
Z
L
SS  
BUS  
BUS  
FIGURE 1. MDU ADDRESSED AS I/O DEVICE  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 1053.2  
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999  
4-47  

与CDP1855E相关器件

型号 品牌 获取价格 描述 数据表
CDP1857 INTERSIL

获取价格

4-Bit Bus Buffer/Separator
CDP1857C INTERSIL

获取价格

4-Bit Bus Buffer/Separator
CDP1857C_1 INTERSIL

获取价格

4-Bit Bus Buffer/Separator
CDP1857CD INTERSIL

获取价格

4-Bit Bus Buffer/Separator
CDP1857CD3 RENESAS

获取价格

CDP1857CD3
CDP1857CDX RENESAS

获取价格

CDP1857CDX
CDP1857CE INTERSIL

获取价格

4-Bit Bus Buffer/Separator
CDP1857CEX RENESAS

获取价格

CDP1857CEX
CDP1857D RENESAS

获取价格

CDP1857D
CDP1857E ETC

获取价格

Peripheral IC