Datasheet > 存储 > FIFO> CD74HCT40105

CD74HCT40105

更新时间： 2024-11-04 23:04:31

品牌	Logo	应用领域
德州仪器 - TI		先进先出芯片
页数	文件大小	规格书
14页	84K
描述
High Speed CMOS Logic 4-Bit x 16-Word FIFO Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD74HCT40105 数据手册

CD74HC40105,

CD74HCT40105

Data sheet acquired from Harris Semiconductor

SCHS222

High Speed CMOS Logic

February 1998

4-Bit x 16-Word FIFO Register

Features

Description

• Independent Asynchronous Inputs and Outputs

• Expandable in Either Direction

• Reset Capability

The Harris CD74HC40105 and CD74HCT40105 are high-

speed silicon-gate CMOS devices that are compatible,

except for “shift-out” circuitry, with the Harris CD40105B.

They are low-power ﬁrst-in-out (FIFO) “elastic” storage

registers that can store 16 four-bit words. The 40105 is

capable of handling input and output data at different shifting

rates. This feature makes particularly useful as a buffer

between asynchronous systems.

[ /Title

(CD74

HC401

05,

CD74

HCT40

105)

/Sub-

ject

(High

Speed

CMOS

• Status Indicators on Inputs and Outputs

• Three-State Outputs

• Shift-Out Independent of Three-State Control

• Fanout (Over Temperature Range)

Each work position in the register is clocked by a control ﬂip-

ﬂop, which stores a marker bit. A “1” signiﬁes that the posi-

tion’s data is ﬁlled and a “0” denotes a vacancy in that posi-

tion. The control ﬂip-ﬂop detects the state of the preceding

ﬂip-ﬂop and communicates its own status to the succeeding

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55 C to 125 C ﬂip-ﬂop. When a control ﬂip-ﬂop is in the “0” state and sees a

“1” in the preceeding ﬂip-ﬂop, it generates a clock pulse that

transfers data from the preceding four data latches into its

• Balanced Propagation Delay and Transition Times

own four data latches and resets the preceding ﬂip-ﬂop to

“0”. The ﬁrst and last control ﬂip-ﬂops have buffered outputs.

Since all empty locations “bubble” automatically to the input

end, and all valid data ripple through to the output end, the

status of the ﬁrst control ﬂip-ﬂop (DATA-IN READY) indicates

if the FIFO is full, and the status of the last ﬂip-ﬂop (DATA-

OUT READY) indicates if the FIFO contains data. As the

earliest data are removed from the bottom of the data stack

(the output end), all data entered later will automatically

propagate (ripple) toward the output.

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

at V

= 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

Ordering Information

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

TEMP. RANGE

PART NUMBER

CD74HC40105E

CD74HCT40105E

CD74HC40105M

CD74HCT40105M

NOTES:

( C)

PACKAGE

16 Ld PDIP

16 Ld SOIC

PKG. NO.

E16.3

Applications

-55 to 125

• Bit-Rate Smoothing

• CPU/Terminal Buffering

• Data Communications

• Peripheral Buffering

• Line Printer Input Buffers

• Auto-Dialers

E16.3

M16.15

1. When ordering, use the entire part number. Add the sufﬁx 96 to

obtain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all

electrical specifications. Please contact your local sales office or

Harris customer service for ordering information.

• CRT Buffer Memories

• Radar Data Acquisition

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 1834.1

12 3 4 5 6 7...14

中文翻译

下载PDF

与CD74HCT40105相关器件

型号	品牌	获取价格	描述	数据表
CD74HCT40105E	TI	获取价格	High Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105E	ROCHESTER	获取价格	16X4 OTHER FIFO, 100ns, PDIP16
CD74HCT40105EE4	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105H	ETC	获取价格	x4 Asynchronous FIFO
CD74HCT40105M	TI	获取价格	High Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105M96	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105M96E4	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105M96G4	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105ME4	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105MG4	TI	获取价格	High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register

与CD74HCT40105相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT40105

CD74HCT40105 数据手册

与CD74HCT40105相关器件

与CD74HCT40105相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD74HCT40105

CD74HCT40105 数据手册

与CD74HCT40105相关器件

与CD74HCT40105相关文章

您还可以找

您在本页遇到什么问题？