5秒后页面跳转
CD74HCT40105M96E4 PDF预览

CD74HCT40105M96E4

更新时间: 2024-11-05 21:54:03
品牌 Logo 应用领域
德州仪器 - TI 存储内存集成电路光电二极管先进先出芯片时钟
页数 文件大小 规格书
19页 317K
描述
High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register

CD74HCT40105M96E4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.77
最长访问时间:2250 ns最大时钟频率 (fCLK):10 MHz
周期时间:100 nsJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
内存密度:64 bit内存集成电路类型:OTHER FIFO
内存宽度:4湿度敏感等级:1
功能数量:1端子数量:16
字数:16 words字数代码:16
工作模式:SYNCHRONOUS最高工作温度:125 °C
最低工作温度:-55 °C组织:16X4
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
并行/串行:PARALLEL峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:FIFOs
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

CD74HCT40105M96E4 数据手册

 浏览型号CD74HCT40105M96E4的Datasheet PDF文件第2页浏览型号CD74HCT40105M96E4的Datasheet PDF文件第3页浏览型号CD74HCT40105M96E4的Datasheet PDF文件第4页浏览型号CD74HCT40105M96E4的Datasheet PDF文件第5页浏览型号CD74HCT40105M96E4的Datasheet PDF文件第6页浏览型号CD74HCT40105M96E4的Datasheet PDF文件第7页 
CD54HC40105, CD74HC40105,  
CD54HCT40105, CD74HCT40105  
Data sheet acquired from Harris Semiconductor  
SCHS222C  
High-Speed CMOS Logic  
4-Bit x 16-Word FIFO Register  
February 1998 - Revised October 2003  
Features  
Description  
• Independent Asynchronous Inputs and Outputs  
• Expandable in Either Direction  
• Reset Capability  
The ’HC40105 and ’HCT40105 are high-speed silicon-gate  
CMOS devices that are compatible, except for “shift-out”  
circuitry, with the CD40105B. They are low-power first-in-out  
(FIFO) “elastic” storage registers that can store 16 four-bit  
words. The 40105 is capable of handling input and output  
data at different shifting rates. This feature makes it  
particularly useful as a buffer between asynchronous  
systems.  
[ /Title  
(CD74  
HC401  
05,  
CD74  
HCT40  
105)  
/Sub-  
ject  
(High  
Speed  
CMOS  
• Status Indicators on Inputs and Outputs  
• Three-State Outputs  
• Shift-Out Independent of Three-State Control  
• Fanout (Over Temperature Range)  
Each work position in the register is clocked by a control flip-  
flop, which stores a marker bit. A “1” signifies that the posi-  
tion’s data is filled and a “0” denotes a vacancy in that posi-  
tion. The control flip-flop detects the state of the preceding  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
flip-flop and communicates its own status to the succeeding  
o
• Wide Operating Temperature Range . . . -55 C to 125 C flip-flop. When a control flip-flop is in the “0” state and sees a  
“1” in the preceeding flip-flop, it generates a clock pulse that  
transfers data from the preceding four data latches into its  
• Balanced Propagation Delay and Transition Times  
own four data latches and resets the preceding flip-flop to  
“0”. The first and last control flip-flops have buffered outputs.  
Since all empty locations “bubble” automatically to the input  
end, and all valid data ripple through to the output end, the  
status of the first control flip-flop (DATA-IN READY) indicates  
if the FIFO is full, and the status of the last flip-flop (DATA-  
OUT READY) indicates if the FIFO contains data. As the  
earliest data are removed from the bottom of the data stack  
(the output end), all data entered later will automatically  
propagate (ripple) toward the output.  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
Ordering Information  
IL  
IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
o
PART NUMBER  
CD54HC40105F3A  
CD54HCT40105F3A  
CD74HC40105E  
TEMP. RANGE ( C)  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
Applications  
• Bit-Rate Smoothing  
• CPU/Terminal Buffering  
• Data Communications  
• Peripheral Buffering  
• Line Printer Input Buffers  
• Auto-Dialers  
CD74HC40105M  
CD74HC40105MT  
CD74HC40105M96  
CD74HCT40105E  
CD74HCT40105M  
CD74HCT40105MT  
CD74HCT40105M96  
• CRT Buffer Memories  
• Radar Data Acquisition  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD74HCT40105M96E4 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC40105M TI

完全替代

High Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105M TI

完全替代

High Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HC40105M96 TI

完全替代

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register

与CD74HCT40105M96E4相关器件

型号 品牌 获取价格 描述 数据表
CD74HCT40105M96G4 TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105ME4 TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105MG4 TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105MT TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105MTE4 TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT40105MTG4 TI

获取价格

High-Speed CMOS Logic 4-Bit x 16-Word FIFO Register
CD74HCT4015E ROCHESTER

获取价格

HCT SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16
CD74HCT4015EX RENESAS

获取价格

IC,SHIFT REGISTER,HCT-CMOS,DIP,16PIN,PLASTIC
CD74HCT4015H RENESAS

获取价格

IC,SHIFT REGISTER,HCT-CMOS,DIE
CD74HCT4015M RENESAS

获取价格

IC,SHIFT REGISTER,HCT-CMOS,SOP,16PIN,PLASTIC