5秒后页面跳转
捷配首页

Datasheet > CD74HC4049EE4
CD74HC4049EE4 PDF预览

CD74HC4049EE4

更新时间： 2024-11-25 05:27:59
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
10页 262K
描述
High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

阅读下载

中文翻译

获取价格

CD74HC4049EE4 技术参数

是否Rohs认证： 符合生命周期：Active
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：compliant
HTS代码：8542.39.00.01Factory Lead Time：6 weeks
风险等级：5.2其他特性：CMOS-TTL LEVEL TRANSLATOR
系列：HC/UHJESD-30 代码：R-PDIP-T16
JESD-609代码：e4长度：19.3 mm
负载电容（CL）：50 pF逻辑集成电路类型：INVERTER
最大I（ol）：0.004 A功能数量：6
输入次数：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP16,.3封装形状：RECTANGULAR
封装形式：IN-LINE包装方法：TUBE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2/6 V
最大电源电流（ICC）：0.04 mAProp。Delay @ Nom-Sup：26 ns
传播延迟（tpd）：130 ns认证状态：Not Qualified
施密特触发器：NO座面最大高度：5.08 mm
子类别：Gates最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.35 mmBase Number Matches：1

CD74HC4049EE4 数据手册

 浏览型号CD74HC4049EE4的Datasheet PDF文件第2页浏览型号CD74HC4049EE4的Datasheet PDF文件第3页浏览型号CD74HC4049EE4的Datasheet PDF文件第4页浏览型号CD74HC4049EE4的Datasheet PDF文件第5页浏览型号CD74HC4049EE4的Datasheet PDF文件第6页浏览型号CD74HC4049EE4的Datasheet PDF文件第7页 
CD54HC4049, CD74HC4049,  
CD54HC4050, CD74HC4050  
Data sheet acquired from Harris Semiconductor  
SCHS205I  
High-Speed CMOS Logic  
Hex Buffers, Inverting and Non-Inverting  
February 1998 - Revised February 2005  
Features  
Description  
• Typical Propagation Delay: 6ns at V  
o
= 5V,  
CC  
The ’HC4049 and ’HC4050 are fabricated with high-speed  
silicon gate technology. They have a modified input  
protection structure that enables these parts to be usedas  
logic level translators which convert high-level logic to a low-  
level logic while operating off the low-level logic supply. For  
example, 15-V input pulse levels can be down-converted to  
C = 15pF, T = 25 C  
L
A
[ /Title  
(CD74H  
C4049,  
CD74H  
C4050)  
/Sub-  
• High-to-Low Voltage Level Converter for up to V = 16V  
l
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads 0-V to 5-V logic levels. The modified input protection  
structure protects the input from negative electrostatic  
discharge. These parts also can be used as simple buffers  
or inverters without level translation. The ’HC4049 and  
’HC4050 are enhanced versions of equivalent CMOS types.  
o
o
• Wide Operating Temperature Range . . .–55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
ject  
(High  
Speed  
CMOS  
Logic  
Hex  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
Ordering Information  
• HC Types  
TEMP. RANGE  
o
- 2V to 6V Operation  
PART NUMBER  
CD54HC4049F3A  
CD54HC4050F3A  
CD74HC4049E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
- High Noise Immunity: N = 30%, N = 30%of V  
IL IH  
at  
CC  
V
= 5V  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
–55 to 125  
CC  
Pinout  
CD54HC4049, CD54HC4050  
(CERDIP)  
CD74HC4049, CD74HC4050  
(PDIP, SOIC, SOP, TSSOP)  
TOP VIEW  
CD74HC4049M  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
CD74HCT4050MT  
CD74HC4049M96  
CD74HC4049NSR  
CD74HC4049PW  
CD74HC4049PWR  
CD74HC4049PWT  
CD74HC4050E  
4049 4050  
4050  
16 NC  
4049  
NC  
V
V
1
2
3
4
5
6
7
8
CC  
1Y  
CC  
1Y  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
15 6Y  
14 6A  
13 NC  
12 5Y  
11 5A  
10 4Y  
6Y  
6A  
NC  
5Y  
5A  
4Y  
4A  
1A  
2Y  
2A  
3Y  
3A  
1A  
2Y  
2A  
3Y  
3A  
CD74HC4050M  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
CD74HC4050MT  
CD74HC4050M96  
CD74HC4050NSR  
CD74HC4050PW  
CD74HC4050PWR  
CD74HC4050PWT  
9
4A  
GND GND  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2005,Texas Instruments Incorporated  
1
1234567...10

中文翻译

下载PDF

CD74HC4049EE4 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC4049E TI

类似代替

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
5962-8681901EA TI

功能相似

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD54HC4049F3A TI

功能相似

 High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

与CD74HC4049EE4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC4049EN ETC

获取价格

 		Logic IC
CD74HC4049EX RENESAS

获取价格

 		IC,LOGIC GATE,HEX INVERTER,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC4049F ETC

获取价格

 		Logic IC
CD74HC4049H ETC

获取价格

 		Hex Inverter
CD74HC4049M TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049M96 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049M96 RENESAS

获取价格

 		INVERT GATE
CD74HC4049M96E4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049M96G4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting
CD74HC4049ME4 TI

获取价格

 		High-Speed CMOS Logic Hex Buffers, Inverting and Non-Inverting

与CD74HC4049EE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证