CD74HC4049,
CD74HC4050
Data sheet acquired from Harris Semiconductor
SCHS205A
High-Speed CMOS Logic
February 1998 - Revised June 1999
Hex Buffers, Inverting and Non-Inverting
Features
Description
• Typical Propagation Delay: 6ns at V
o
= 5V,
The CD74HC4049 and CD74HC4050 are fabricated with
high-speed silicon gate technology. They have a modified
input protection structure that enables these parts to be
used as logic level translators which convert high-level logic
to a low-level logic while operating off the low-level logic
supply. For example, 15-V input pulse levels can be down-
converted to 0-V to 5-V logic levels. The modified input
protection structure protects the input from negative
CC
C = 15pF, T = 25 C
L
A
[ /Title
(CD74H
C4049,
CD74H
C4050)
/Sub-
• High-to-Low Voltage Level Converter for up to V = 16V
l
• Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
o
o
• Wide Operating Temperature Range . . .–55 C to 125 C electrostatic discharge. These parts also can be used as
simple buffers or inverters without level translation. The
CD74HC4049 and CD74HC4050 are enhanced versions of
ject
• Balanced Propagation Delay and Transition Times
(High
Speed
CMOS
Logic
Hex
equivalent CMOS types.
• Significant Power Reduction Compared to LSTTL
Logic ICs
Ordering Information
• HC Types
- 2V to 6V Operation
TEMP. RANGE
o
PKG.
NO.
PART NUMBER
CD74HC4049E
CD74HC4050E
CD74HC4049M
CD74HC4050M
CD74HC4050PW
NOTES:
( C)
PACKAGE
16 Ld PDIP
16 Ld PDIP
16 Ld SOIC
16 Ld SOIC
16 Ld TSSOP
- High Noise Immunity: N = 30%, N = 30%of V
IL IH CC
at
V
= 5V
CC
–55 to 125
–55 to 125
–55 to 125
–55 to 125
–55 to 125
E16.3
E16.3
M16.15
M16.15
1. When ordering, use the entire part number. Add the suffix 96 to
the M suffix or the R suffix to the PW package to obtain the
variant in the tape and reel.
2. Wafer and die is available which meets all electrical
specifications. Please contact your local sales office or
customer service for ordering information.
Pinout
CD74HC4049, CD74HC4050
(PDIP, SOIC, TSSOP)
TOP VIEW
4049 4050
4050
16 NC
4049
NC
V
V
1
2
3
4
5
6
7
8
CC
1Y
CC
1Y
15 6Y
14 6A
13 NC
12 5Y
11 5A
10 4Y
6Y
6A
NC
5Y
5A
4Y
4A
1A
2Y
2A
3Y
3A
1A
2Y
2A
3Y
3A
9
4A
GND GND
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 1999 Texas Instruments Incorporated
1