5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> CD74HC173E
CD74HC173E PDF预览

CD74HC173E

更新时间： 2024-10-31 23:04:27
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器
页数 文件大小 规格书
10页 59K
描述
High Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

阅读下载

中文翻译

获取价格

CD74HC173E 技术参数

是否Rohs认证：符合生命周期：Active
零件包装代码：DIP包装说明：DIP-16
针数：16Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：1.33
Is Samacsys：N其他特性：WITH DUAL OUTPUT ENABLE
系列：HC/UHJESD-30 代码：R-PDIP-T16
JESD-609代码：e4长度：19.3 mm
负载电容（CL）：50 pF逻辑集成电路类型：D FLIP-FLOP
最大频率@ Nom-Sup：20000000 Hz最大I（ol）：0.0078 A
位数：4功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：2/6 V最大电源电流（ICC）：0.08 mA
Prop。Delay @ Nom-Sup：60 ns传播延迟（tpd）：300 ns
认证状态：Not Qualified座面最大高度：5.08 mm
子类别：FF/Latches最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：4.5 V
表面贴装：NO技术：CMOS
温度等级：MILITARY端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：6.35 mm
最小 fmax：24 MHzBase Number Matches：1

CD74HC173E 数据手册

 浏览型号CD74HC173E的Datasheet PDF文件第2页浏览型号CD74HC173E的Datasheet PDF文件第3页浏览型号CD74HC173E的Datasheet PDF文件第4页浏览型号CD74HC173E的Datasheet PDF文件第5页浏览型号CD74HC173E的Datasheet PDF文件第6页浏览型号CD74HC173E的Datasheet PDF文件第7页 
CD74HC173,  
CD74HCT173  
Data sheet acquired from Harris Semiconductor  
SCHS158  
High Speed CMOS Logic  
February 1998  
Quad D-Type Flip-Flop, Three-State  
Features  
Description  
• Three-State Buffered Outputs  
• Gated Input and Output Enables  
The Harris CD74HC173 and CD74HCT173 high speed  
three-state quad D-type flip-flops are fabricated with silicon  
gate CMOS technology. They possess the low power con-  
sumption of standard CMOS Integrated circuits, and can  
operate at speeds comparable to the equivalent low power  
Schottky devices. The buffered outputs can drive 15 LSTTL  
loads. The large output drive capability and three-state fea-  
ture make these parts ideally suited for interfacing with bus  
lines in bus oriented systems.  
[ /Title  
(CD74H  
C173,  
CD74H  
CT173)  
/Subject  
(High  
Speed  
CMOS  
Logic  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
The four D-type flip-flops operate synchronously from a com-  
mon clock. The outputs are in the three-state mode when  
either of the two output disable pins are at the logic “1” level.  
The input ENABLES allow the flip-flops to remain in their  
present states without having to disrupt the clock If either of  
the 2 input ENABLES are taken to a logic “1” level, the Q  
outputs are fed back to the inputs, forcing the flip-flops to  
remain in the same state. Reset is enabled by taking the  
MASTER RESET (MR) input to a logic “1” level. The data  
outputs change state on the positive going edge of the clock.  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
CC  
IL  
IH  
at V  
= 5V  
CC  
Quad D-  
Type  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
l
OL OH  
The CD74HCT173 logic family is functionally, as well as pin  
compatible with the standard 74LS logic family.  
Pinout  
Ordering Information  
CD74HC173, CD74HC173  
(PDIP, SOIC)  
TEMP. RANGE  
PKG.  
NO.  
o
TOP VIEW  
PART NUMBER  
CD74HC173E  
CD74HCT173E  
CD74HC173M  
CD74HCT173M  
NOTES:  
( C)  
PACKAGE  
16 Ld PDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
E16.3  
OE  
1
2
3
4
5
6
7
8
16 V  
CC  
15 MR  
14 D0  
13 D1  
12 D2  
11 D3  
10 E2  
OE2  
E16.3  
Q
Q
Q
Q
0
1
2
3
M16.15  
M16.15  
1. When ordering, use the entire part number. Add the suffix 96 to  
obtain the variant in the tape and reel.  
CP  
9
E1  
GND  
2. Wafer and die for this part number is available which meets all  
electrical specifications. Please contact your local sales office or  
Harris customer service for ordering information.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
File Number 1641.1  
Copyright © Harris Corporation 1998  
1
1234567...10

中文翻译

下载PDF

CD74HC173E 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC173EE4 TI

类似代替

 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

与CD74HC173E相关器件

型号 品牌 获取价格 描述 数据表
CD74HC173EE4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173EN ETC

获取价格

 		Logic IC
CD74HC173EX RENESAS

获取价格

 		IC,FLIP-FLOP,QUAD,D TYPE,HC-CMOS,DIP,16PIN,PLASTIC
CD74HC173EX ROCHESTER

获取价格

 		D Flip-Flop, HC/UH Series, 1-Func, Positive Edge Triggered, 4-Bit, True Output, CMOS, PDIP
CD74HC173F ETC

获取价格

 		Logic IC
CD74HC173H RENESAS

获取价格

 		IC,FLIP-FLOP,QUAD,D TYPE,HC-CMOS,DIE
CD74HC173M TI

获取价格

 		High Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173M96 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173M96E4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173M96G4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

与CD74HC173E相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证