5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> CD74HC173NSRG4
CD74HC173NSRG4 PDF预览

CD74HC173NSRG4

更新时间： 2024-11-01 03:54:15
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
20页 520K
描述
High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

阅读下载

中文翻译

获取价格

CD74HC173NSRG4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SOIC包装说明：GREEN, PLASTIC, SOP-16
针数：16Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.58
Is Samacsys：N其他特性：WITH DUAL OUTPUT ENABLE
系列：HC/UHJESD-30 代码：R-PDSO-G16
长度：10.2 mm负载电容（CL）：50 pF
逻辑集成电路类型：D FLIP-FLOP最大频率@ Nom-Sup：20000000 Hz
最大I（ol）：0.006 A位数：4
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装等效代码：SOP16,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
传播延迟（tpd）：300 ns认证状态：Not Qualified
座面最大高度：2 mm子类别：FF/Latches
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：4.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：5.3 mm
最小 fmax：24 MHzBase Number Matches：1

CD74HC173NSRG4 数据手册

 浏览型号CD74HC173NSRG4的Datasheet PDF文件第2页浏览型号CD74HC173NSRG4的Datasheet PDF文件第3页浏览型号CD74HC173NSRG4的Datasheet PDF文件第4页浏览型号CD74HC173NSRG4的Datasheet PDF文件第5页浏览型号CD74HC173NSRG4的Datasheet PDF文件第6页浏览型号CD74HC173NSRG4的Datasheet PDF文件第7页 
CD54HC173, CD74HC173,  
CD54HCT173, CD74HCT173  
Data sheet acquired from Harris Semiconductor  
SCHS158E  
High-Speed CMOS Logic  
Quad D-Type Flip-Flop, Three-State  
February 1998 - Revised October 2003  
Features  
Description  
The ’HC173 and ’HCT173 high speed three-state quad D-  
type flip-flops are fabricated with silicon gate CMOS technol-  
ogy. They possess the low power consumption of standard  
CMOS Integrated circuits, and can operate at speeds com-  
• Three-State Buffered Outputs  
• Gated Input and Output Enables  
• Fanout (Over Temperature Range)  
[ /Title  
(CD74H  
C173,  
CD74H  
CT173)  
/Subject  
(High  
Speed  
CMOS  
Logic  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads parable to the equivalent low power Schottky devices. The  
buffered outputs can drive 15 LSTTL loads. The large output  
drive capability and three-state feature make these parts ide-  
ally suited for interfacing with bus lines in bus oriented sys-  
tems.  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
The four D-type flip-flops operate synchronously from a com-  
mon clock. The outputs are in the three-state mode when  
either of the two output disable pins are at the logic “1” level.  
The input ENABLES allow the flip-flops to remain in their  
present states without having to disrupt the clock If either of  
the 2 input ENABLES are taken to a logic “1” level, the Q  
outputs are fed back to the inputs, forcing the flip-flops to  
remain in the same state. Reset is enabled by taking the  
MASTER RESET (MR) input to a logic “1” level. The data  
outputs change state on the positive going edge of the clock.  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
CC  
IL  
IH  
at V  
= 5V  
CC  
Quad D-  
Type  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I ≤ 1µA at V , V  
l
OL OH  
The ’HCT173 logic family is functionally, as well as pin com-  
patible with the standard LS logic family.  
Ordering Information  
Pinout  
CD54HC173, CD54HCT173  
(CERDIP)  
CD74HC173  
(PDIP, SOIC, SOP, TSSOP)  
CD74HCT173  
TEMP. RANGE  
o
PART NUMBER  
CD54HC173F3A  
CD54HCT173F3A  
CD74HC173E  
( C)  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
(PDIP, SOIC)  
TOP VIEW  
OE  
1
2
3
4
5
6
7
8
16 V  
CC  
CD74HC173M  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOP  
15 MR  
14 D0  
13 D1  
12 D2  
11 D3  
10 E2  
OE2  
CD74HC173MT  
CD74HC173M96  
CD74HC173NSR  
CD74HC173PW  
CD74HC173PWR  
CD74HC173PWT  
CD74HCT173E  
CD74HCT173M  
CD74HCT173MT  
CD74HCT173M96  
Q
Q
Q
Q
0
1
2
3
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld TSSOP  
16 Ld PDIP  
CP  
9
E1  
GND  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1
1234567...20

中文翻译

下载PDF

与CD74HC173NSRG4相关器件

型号 品牌 获取价格 描述 数据表
CD74HC173PW TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWE4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWG4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWR TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWRE4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWRG4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWT TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWTE4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC173PWTG4 TI

获取价格

 		High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD74HC174 TI

获取价格

 		High Speed CMOS Logic Hex D-Type Flip-Flop with Reset

与CD74HC173NSRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证