Datasheet > CD54HCT165

CD54HCT165

更新时间： 2024-11-03 22:03:27

品牌	Logo	应用领域
德州仪器 - TI		移位寄存器
页数	文件大小	规格书
13页	274K
描述
High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HCT165 数据手册

CD54HC165, CD74HC165,

CD54HCT165, CD74HCT165

Data sheet acquired from Harris Semiconductor

SCHS156C

High-Speed CMOS Logic

February 1998 - Revised October 2003

8-Bit Parallel-In/Serial-Out Shift Register

Features

Description

• Buffered Inputs

The ’HC165 and ’HCT165 are 8-bit parallel or serial-in shift

registers with complementary serial outputs (Q and Q )

• Asynchronous Parallel Load

• Complementary Outputs

[ /Title

(CD74H

C165,

CD74H

CT165)

/Subject

(High

available from the last stage. When the parallel load (PL)

input is LOW, parallel data from the D0 to D7 inputs are

loaded into the register asynchronously. When the PL is

HIGH, data enters the register serially at the DS input and

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

shifts one place to the right (Q →Q →Q , etc.) with each

positive-going clock transition. This feature allows parallel-

to-serial converter expansion by typing the Q output to the

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

DS input of the succeeding device.

For predictable operation the LOW-to-HIGH transition of CE

should only take place while CP is HIGH. Also, CP an d CE

should be LOW before the LOW-to-HIGH transition of PL to

prevent shifting the data when PL goes HIGH.

Speed

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

CMOS

Logic 8-

Bit Par-

allel-

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

Ordering Information

at V

= 5V

TEMP. RANGE

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

PART NUMBER

CD54HC165F3A

CD54HCT165F3A

CD74HC165E

( C)

PACKAGE

16 Ld CERDIP

16 Ld PDIP

16 Ld SOIC

16 Ld PDIP

16 Ld SOIC

-55 to 125

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

CD74HC165M

Pinout

CD74HC165MT

CD54HC165M96

CD74HCT165E

CD74HCT165M

CD74HCT165MT

CD54HCT165M96

CD54HC165, CD54HCT165

(CERDIP)

CD74HC165, CD74HCT165

(PDIP, SOIC)

TOP VIEW

16 V

15 CE

14 D3

13 D2

12 D1

11 D0

10 DS

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel of

250.

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...13

中文翻译

下载PDF

与CD54HCT165相关器件

型号	品牌	获取价格	描述	数据表
CD54HCT165E	ETC	获取价格	Logic IC
CD54HCT165EN	ETC	获取价格	Logic IC
CD54HCT165F	RENESAS	获取价格	IC,SHIFT REGISTER,HCT-CMOS,DIP,16PIN,CERAMIC
CD54HCT165F/3	RENESAS	获取价格	HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDIP1
CD54HCT165F/3A	RENESAS	获取价格	IC HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CD
CD54HCT165F3A	TI	获取价格	High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
CD54HCT165F3A	RENESAS	获取价格	IC,SHIFT REGISTER,HCT-CMOS,DIP,16PIN,CERAMIC
CD54HCT165H	RENESAS	获取价格	IC,SHIFT REGISTER,HCT-CMOS,DIE
CD54HCT165H/3	RENESAS	获取价格	HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, UUC16
CD54HCT165M	ETC	获取价格	Logic IC

与CD54HCT165相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

31
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT165

CD54HCT165 数据手册

与CD54HCT165相关器件

与CD54HCT165相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HCT165

CD54HCT165 数据手册

与CD54HCT165相关器件

与CD54HCT165相关文章

您还可以找

您在本页遇到什么问题？