5秒后页面跳转
CD54HCT166F3A PDF预览

CD54HCT166F3A

更新时间: 2024-11-20 05:18:03
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器
页数 文件大小 规格书
13页 274K
描述
High-Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

CD54HCT166F3A 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.39其他特性:SISO OPERATION ALSO AVAILABLE
计数方向:RIGHT系列:HCT
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:PARALLEL IN SERIAL OUT
最大频率@ Nom-Sup:16000000 Hz最大I(ol):0.004 A
位数:8功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE包装方法:TUBE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):0.08 mAProp。Delay @ Nom-Sup:50 ns
传播延迟(tpd):60 ns认证状态:Not Qualified
施密特触发器:No筛选级别:38535Q/M;38534H;883B
座面最大高度:5.08 mm子类别:Shift Registers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:6.92 mm
最小 fmax:16 MHzBase Number Matches:1

CD54HCT166F3A 数据手册

 浏览型号CD54HCT166F3A的Datasheet PDF文件第2页浏览型号CD54HCT166F3A的Datasheet PDF文件第3页浏览型号CD54HCT166F3A的Datasheet PDF文件第4页浏览型号CD54HCT166F3A的Datasheet PDF文件第5页浏览型号CD54HCT166F3A的Datasheet PDF文件第6页浏览型号CD54HCT166F3A的Datasheet PDF文件第7页 
CD54HC166, CD74HC166,  
CD54HCT166, CD74HCT166  
Data sheet acquired from Harris Semiconductor  
SCHS157C  
High-Speed CMOS Logic  
8-Bit Parallel-In/Serial-Out Shift Register  
February 1998 - Revised October 2003  
Features  
Description  
• Buffered Inputs  
The ’HC166 and ’HCT166 8-bit shift register is fabricated  
with silicon gate CMOS technology. It possesses the low  
power consumption of standard CMOS integrated circuits,  
and can operate at speeds comparable to the equivalent low  
power Schottky device.  
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
[ /Title  
(CD74  
HC166  
,
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
The ’HCT166 is functionally and pin compatible with the  
standard ’LS166.  
CD74  
HCT16  
6)  
/Sub-  
ject  
(High  
Speed  
CMOS  
Logic  
8-Bit  
Paral-  
lel-  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
The 166 is an 8-bit shift register that has fully synchronous  
serial or parallel data entry selected by an active LOW Parallel  
Enable (PE) input. When the PE is LOW one setup time before  
the LOW-to-HIGH clock transition, parallel data is entered into  
the register. When PE is HIGH, data is entered into the internal  
bit position Q0 from Serial Data Input (DS), and the remaining  
bits are shifted one place to the right (Q0 Q1 Q2, etc.)  
with each positive-going clock transition. For expansion of the  
register in parallel to serial converters, the Q7 output is con-  
nected to the DS input of the succeeding stage.  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
• HCT Types  
= 5V  
CC  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL  
IH  
The clock input is a gated OR structure which allows one  
input to be used as an active LOW Clock Enable (CE) input.  
The pin assignment for the CP and CE inputs is arbitrary and  
can be reversed for layout convenience. The LOW-to-HIGH  
transition of CE input should only take place while the CP is  
HIGH for predictable operation.  
Pinout  
CD54HC166, CD54HCT166  
(CERDIP)  
CD74HC166, CD74HCT166  
(PDIP, SOIC)  
In/Seri  
A LOW on the Master Reset (MR) input overrides all other  
inputs and clears the register asynchronously, forcing all bit  
positions to a LOW state.  
TOP VIEW  
DS  
D0  
1
2
3
4
5
6
7
8
16 V  
CC  
15 PE  
14 D7  
13 Q7  
12 D6  
11 D5  
10 D4  
Ordering Information  
D1  
o
D2  
PART NUMBER  
CD54HC166F3A  
CD54HCT166F3A  
CD74HC166E  
TEMP. RANGE ( C)  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
PACKAGE  
16 Ld CERDIP  
16 Ld CERDIP  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
16 Ld PDIP  
16 Ld SOIC  
16 Ld SOIC  
16 Ld SOIC  
D3  
CE  
CP  
9
MR  
GND  
CD74HC166M  
CD74HC166MT  
CD74HC166M96  
CD74HCT166E  
CD74HCT166M  
CD74HCT166MT  
CD74HCT166M96  
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel of  
250.  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD54HCT166F3A 替代型号

型号 品牌 替代类型 描述 数据表
CD74HCT166E TI

完全替代

High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
CD74HCT165E TI

完全替代

High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register
CD74HC165E TI

完全替代

High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register

与CD54HCT166F3A相关器件

型号 品牌 获取价格 描述 数据表
CD54HCT166H/3 RENESAS

获取价格

HCT SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, UUC16
CD54HCT166M ETC

获取价格

Logic IC
CD54HCT173 TI

获取价格

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State
CD54HCT173E ETC

获取价格

Logic IC
CD54HCT173EN ETC

获取价格

Logic IC
CD54HCT173F ROCHESTER

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
CD54HCT173F RENESAS

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
CD54HCT173F/3 RENESAS

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
CD54HCT173F/3A ROCHESTER

获取价格

HCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
CD54HCT173F3A TI

获取价格

High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State