5秒后页面跳转
CD54HC4024 PDF预览

CD54HC4024

更新时间: 2024-09-15 22:03:27
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
11页 283K
描述
High-Speed CMOS Logic 7-Stage Binary Ripple Counter

CD54HC4024 数据手册

 浏览型号CD54HC4024的Datasheet PDF文件第2页浏览型号CD54HC4024的Datasheet PDF文件第3页浏览型号CD54HC4024的Datasheet PDF文件第4页浏览型号CD54HC4024的Datasheet PDF文件第5页浏览型号CD54HC4024的Datasheet PDF文件第6页浏览型号CD54HC4024的Datasheet PDF文件第7页 
CD54HC4024, CD74HC4024,  
CD54HCT4024, CD74HCT4024  
Data sheet acquired from Harris Semiconductor  
SCHS202C  
High-Speed CMOS Logic  
7-Stage Binary Ripple Counter  
November 1997 - Revised October 2003  
Features  
Description  
• Fully Static Operation  
• Buffered Inputs  
The ’HC4024 and ’HCT4024 are 7-stage ripple-carry binary  
counters. All counter stages are master-slave flip-flops. The  
state of the stage advances one count on the negative  
transition of each input pulse; a high voltage level on the MR  
line resets all counters to their zero state. All inputs and  
outputs are buffered.  
[ /Title  
(CD74  
HC402  
4,  
CD74  
HCT40  
24)  
/Sub-  
ject  
(High  
Speed  
CMOS  
• Common Reset  
• Negative Edge Clocking  
• Fanout (Over Temperature Range)  
Ordering Information  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
TEMP. RANGE  
o
PART NUMBER  
CD54HC4024F3A  
CD54HCT4024F3A  
CD74HC4024E  
( C)  
PACKAGE  
14 Ld CERDIP  
14 Ld CERDIP  
14 Ld PDIP  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
• HC Types  
CD74HC4024M  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld TSSOP  
14 Ld TSSOP  
14 Ld TSSOP  
14 Ld PDIP  
- 2V to 6V Operation  
CD74HC4024MT  
CD74HC4024M96  
CD74HC4024PW  
CD74HC4024PWR  
CD74HC4024PWT  
CD74HCT4024E  
CD74HCT4024M  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
at V  
= 5V  
CC  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
14 Ld SOIC  
NOTE: When ordering, use the entire part number. The suffixes 96  
and R denote tape and reel. The suffix T denotes a small-quantity  
reel of 250.  
Pinout  
CD54HC4024, CD54HCT4024  
(CERDIP)  
CD74HC4024  
(PDIP, SOIC, TSSOP)  
CD74HCT4024  
(PDIP, SOIC)  
TOP VIEW  
CP  
1
2
3
4
5
6
7
14  
13 NC  
12 Q ’  
V
CC  
MR  
Q
Q
Q
Q
7
6
5
4
1
11 Q  
2
10 NC  
9
8
Q
3
NC  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

CD54HC4024 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC4024 TI

功能相似

High Speed CMOS Logic 7-Stage Binary Ripple Counter

与CD54HC4024相关器件

型号 品牌 获取价格 描述 数据表
CD54HC4024_06 TI

获取价格

High-Speed CMOS Logic 7-Stage Binary Ripple Counter
CD54HC4024_07 TI

获取价格

High-Speed CMOS Logic 7-Stage Binary Ripple Counter
CD54HC4024_08 TI

获取价格

High-Speed CMOS Logic 7-Stage Binary Ripple Counter
CD54HC4024E ETC

获取价格

Logic IC
CD54HC4024EN ETC

获取价格

Logic IC
CD54HC4024F RENESAS

获取价格

IC,COUNTER,UP,7-BIT BINARY,HC-CMOS,DIP,14PIN,CERAMIC
CD54HC4024F TI

获取价格

High-Speed CMOS Logic 7-Stage Binary Ripple Counter
CD54HC4024F/3 RENESAS

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 7-BIT UP BINARY COUNTER, CDIP16
CD54HC4024F/3A RENESAS

获取价格

IC HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 7-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DI
CD54HC4024F/3A ROCHESTER

获取价格

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 7-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-1