Datasheet > CD54HC11_08

CD54HC11_08

更新时间： 2024-11-01 05:09:03

品牌	Logo	应用领域
德州仪器 - TI		栅
页数	文件大小	规格书
13页	440K
描述
High-Speed CMOS Logic Triple 3-Input AND Gate

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CD54HC11_08 数据手册

CD54HC11, CD74HC11,

CD54HCT11, CD74HCT11

Data sheet acquired from Harris Semiconductor

SCHS273E

High-Speed CMOS Logic

Triple 3-Input AND Gate

August 1997 - Revised September 2003

Features

Description

• Buffered Inputs

The ’HC11 and ’HCT11 logic gates utilize silicon gate CMOS

technology to achieve operating speeds similar to LSTTL

gates with the low power consumption of standard CMOS

integrated circuits. All devices have the ability to drive 10

LSTTL loads. The HCT logic family is functionally pin

compatible with the standard LS logic family.

• Typical Propagation Delay: 8ns at V

= 5V,

[ /Title

(CD54

HCT11

CD74

HC11,

CD74

HCT11

)

C = 15pF, T = 25 C

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

Ordering Information

• Wide Operating Temperature Range . . . -55 C to 125 C

• Balanced Propagation Delay and Transition Times

TEMP. RANGE

PART NUMBER

CD54HC11F3A

CD54HCT11F3A

CD74HC11E

( C)

PACKAGE

14 Ld CERDIP

14 Ld PDIP

14 Ld SOIC

14 Ld PDIP

14 Ld SOIC

• Signiﬁcant Power Reduction Compared to LSTTL

Logic ICs

-55 to 125

/Sub-

ject

(High

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N = 30%, N = 30% of V

IL IH CC

CD74HC11M

at V

= 5V

CD74HC11MT

CD74HC11M96

CD74HCT11E

CD74HCT11M

CD74HCT11MT

CD74HCT11M96

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V = 0.8V (Max), V = 2V (Min)

IL IH

- CMOS Input Compatibility, I ≤ 1µA at V , V

OL OH

NOTE: When ordering, use the entire part number. The sufﬁx 96

denotes tape and reel. The sufﬁx T denotes a small-quantity reel

of 250.

Pinout

CD54HC11, CD54HCT11

(CERDIP)

CD74HC11, CD74HCT11

(PDIP, SOIC)

TOP VIEW

14 V

13 1C

12 1Y

11 3C

10 3B

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

12 3 4 5 6 7...13

中文翻译

下载PDF

与CD54HC11_08相关器件

型号	品牌	获取价格	描述	数据表
CD54HC11_14	TI	获取价格	High-Speed CMOS Logic Triple 3-Input AND Gate
CD54HC112	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112_08	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112_15	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112E	ETC	获取价格	Logic IC
CD54HC112EN	ETC	获取价格	Logic IC
CD54HC112F	RENESAS	获取价格	IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC112F/3	RENESAS	获取价格	HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
CD54HC112F/3A	RENESAS	获取价格	IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16,
CD54HC112F3A	TI	获取价格	Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger

与CD54HC11_08相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

2
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC11_08

CD54HC11_08 数据手册

与CD54HC11_08相关器件

与CD54HC11_08相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CD54HC11_08

CD54HC11_08 数据手册

与CD54HC11_08相关器件

与CD54HC11_08相关文章

您还可以找

您在本页遇到什么问题？