5秒后页面跳转
CD54HC11_08 PDF预览

CD54HC11_08

更新时间: 2024-01-06 07:19:17
品牌 Logo 应用领域
德州仪器 - TI
页数 文件大小 规格书
13页 440K
描述
High-Speed CMOS Logic Triple 3-Input AND Gate

CD54HC11_08 数据手册

 浏览型号CD54HC11_08的Datasheet PDF文件第2页浏览型号CD54HC11_08的Datasheet PDF文件第3页浏览型号CD54HC11_08的Datasheet PDF文件第4页浏览型号CD54HC11_08的Datasheet PDF文件第5页浏览型号CD54HC11_08的Datasheet PDF文件第6页浏览型号CD54HC11_08的Datasheet PDF文件第7页 
CD54HC11, CD74HC11,  
CD54HCT11, CD74HCT11  
Data sheet acquired from Harris Semiconductor  
SCHS273E  
High-Speed CMOS Logic  
Triple 3-Input AND Gate  
August 1997 - Revised September 2003  
Features  
Description  
• Buffered Inputs  
The ’HC11 and ’HCT11 logic gates utilize silicon gate CMOS  
technology to achieve operating speeds similar to LSTTL  
gates with the low power consumption of standard CMOS  
integrated circuits. All devices have the ability to drive 10  
LSTTL loads. The HCT logic family is functionally pin  
compatible with the standard LS logic family.  
• Typical Propagation Delay: 8ns at V  
o
= 5V,  
[ /Title  
(CD54  
HCT11  
,
CD74  
HC11,  
CD74  
HCT11  
)
CC  
C = 15pF, T = 25 C  
L
A
• Fanout (Over Temperature Range)  
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads  
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads  
Ordering Information  
o
o
• Wide Operating Temperature Range . . . -55 C to 125 C  
• Balanced Propagation Delay and Transition Times  
TEMP. RANGE  
o
PART NUMBER  
CD54HC11F3A  
CD54HCT11F3A  
CD74HC11E  
( C)  
PACKAGE  
14 Ld CERDIP  
14 Ld CERDIP  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
14 Ld PDIP  
14 Ld SOIC  
14 Ld SOIC  
14 Ld SOIC  
• Significant Power Reduction Compared to LSTTL  
Logic ICs  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
-55 to 125  
/Sub-  
ject  
(High  
• HC Types  
- 2V to 6V Operation  
- High Noise Immunity: N = 30%, N = 30% of V  
IL IH CC  
CD74HC11M  
at V  
= 5V  
CC  
CD74HC11MT  
CD74HC11M96  
CD74HCT11E  
CD74HCT11M  
CD74HCT11MT  
CD74HCT11M96  
• HCT Types  
- 4.5V to 5.5V Operation  
- Direct LSTTL Input Logic Compatibility,  
V = 0.8V (Max), V = 2V (Min)  
IL IH  
- CMOS Input Compatibility, I 1µA at V , V  
OL OH  
l
NOTE: When ordering, use the entire part number. The suffix 96  
denotes tape and reel. The suffix T denotes a small-quantity reel  
of 250.  
Pinout  
CD54HC11, CD54HCT11  
(CERDIP)  
CD74HC11, CD74HCT11  
(PDIP, SOIC)  
TOP VIEW  
1A  
1B  
1
2
3
4
5
6
7
14 V  
CC  
13 1C  
12 1Y  
11 3C  
10 3B  
2A  
2B  
2C  
2Y  
9
8
3A  
3Y  
GND  
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.  
Copyright © 2003, Texas Instruments Incorporated  
1

与CD54HC11_08相关器件

型号 品牌 获取价格 描述 数据表
CD54HC11_14 TI

获取价格

High-Speed CMOS Logic Triple 3-Input AND Gate
CD54HC112 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112_08 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112_15 TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112E ETC

获取价格

Logic IC
CD54HC112EN ETC

获取价格

Logic IC
CD54HC112F RENESAS

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC
CD54HC112F/3 RENESAS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
CD54HC112F/3A RENESAS

获取价格

IC HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16,
CD54HC112F3A TI

获取价格

Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger