5秒后页面跳转
CD4095BFMSR PDF预览

CD4095BFMSR

更新时间: 2024-11-26 15:29:19
品牌 Logo 应用领域
瑞萨 - RENESAS 输入元件输出元件逻辑集成电路触发器
页数 文件大小 规格书
10页 102K
描述
4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, FRIT SEALED, CERAMIC, DIP-14

CD4095BFMSR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP14,.3
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.57
其他特性:3 J & 3 K INPUTS ANDED系列:4000/14000/40000
JESD-30 代码:R-GDIP-T14JESD-609代码:e0
长度:13.97 mm负载电容(CL):50 pF
逻辑集成电路类型:J-K FLIP-FLOP最大频率@ Nom-Sup:3500000 Hz
最大I(ol):0.00036 A位数:2
功能数量:1端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5/15 V
Prop。Delay @ Nom-Sup:675 ns传播延迟(tpd):675 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535 Class V
座面最大高度:3.05 mm子类别:FF/Latches
最大供电电压 (Vsup):18 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED总剂量:100k Rad(Si) V
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:2.59 MHzBase Number Matches:1

CD4095BFMSR 数据手册

 浏览型号CD4095BFMSR的Datasheet PDF文件第2页浏览型号CD4095BFMSR的Datasheet PDF文件第3页浏览型号CD4095BFMSR的Datasheet PDF文件第4页浏览型号CD4095BFMSR的Datasheet PDF文件第5页浏览型号CD4095BFMSR的Datasheet PDF文件第6页浏览型号CD4095BFMSR的Datasheet PDF文件第7页 
CD4095BMS  
CD4096BMS  
CMOS Gated J-K  
Master-Slave Flip-Flops  
December 1992  
CD4095BMS  
TOP VIEW  
Features  
Pinouts  
• Set-Reset Capability  
NC  
RESET  
J1  
1
2
3
4
5
6
7
14 VDD  
13 SET  
12 CLOCK  
11 K1  
• High Voltage Types (20V Rating)  
• CD4095BMS Non-Inverting J and K Inputs  
• CD4096BMS Inverting and Non-Inverting J and K  
Inputs  
J2  
J3  
10 K2  
• 16MHz Toggle Rate (Typ.) at VDD - VSS = 10V  
• Gated Inputs  
Q
9
8
K3  
Q
VSS  
• 100% Tested for Quiescent Current at 20V  
• 5V, 10V and 15V Parametric Ratings  
• Standardized Symmetrical Output Characteristics  
CD4096BMS  
TOP VIEW  
• Maximum Input Current of 1µA at 18V Over Full Pack-  
NC  
RESET  
J1  
1
2
3
4
5
6
7
14 VDD  
13 SET  
12 CLOCK  
11 K1  
age Temperature Range; 100nA at 18V and +25oC  
• Noise Margin (Over Full Package/Temperature Range)  
- 1V at VDD = 5V  
J2  
- 2V at VDD = 10V  
J3  
10 K2  
- 2.5V at VDD = 15V  
Q
9
8
K3  
Q
• Meets all requirements of JEDEC Tentative Standard  
No. 13B, “Standard Specifications for Description of  
‘B’ Series CMOS Devices”  
VSS  
NC = NO CONNECTION  
Applications  
• Registers  
Functional Diagrams  
• Counters  
CD4095BMS  
SET  
• Control Circuits  
13  
3
4
5
J1  
J2  
J3  
8
6
S
R
J
Q
Q
Q
Description  
12  
CL  
K
CLOCK  
CD4095BMS and CD4096BMS are J-K Master-Slave Flip-  
Flops featuring separate AND gating of multiple J and K  
inputs. The gated J-K inputs control transfer of information  
into the master section during clocked operation. Information  
on the J-K inputs is transferred to the Q and Q outputs on  
the positive edge of the clock pulse. SET and RESET inputs  
(active high) are provided for asynchronous operation.  
11  
10  
9
K1  
K2  
K3  
Q
2
VDD = 14  
VSS = 7  
NC = 1  
RESET  
SET  
CD4096BMS  
The CD4095BMS and CD4096BMS are supplied in these 14  
lead outline packages:  
13  
3
4
5
J1  
J2  
J3  
8
S
R
J
Q
Q
Q
Braze Seal DIP  
Frit Seal DIP  
H4Q  
H1A  
12  
CL  
K
CLOCK  
11  
10  
9
K1  
K2  
K3  
6
Q
2
VDD = 14  
VSS = 7  
NC = 1  
RESET  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
File Number 3331  
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999  
7-1094  

与CD4095BFMSR相关器件

型号 品牌 获取价格 描述 数据表
CD4095BFX RENESAS

获取价格

IC,FLIP-FLOP,SINGLE,J/K TYPE,CMOS,DIP,14PIN,CERAMIC
CD4095BH ETC

获取价格

Logic IC
CD4095BMS INTERSIL

获取价格

CMOS Gated J-K Master-Slave Flip-Flops
CD4096BD ETC

获取价格

Logic IC
CD4096BD3 RENESAS

获取价格

IC,FLIP-FLOP,SINGLE,J/K TYPE,CMOS,DIP,14PIN,CERAMIC
CD4096BDMSH RENESAS

获取价格

IC,FLIP-FLOP,SINGLE,J/K TYPE,CMOS, RAD HARD,DIP,14PIN,CERAMIC
CD4096BDMSR RENESAS

获取价格

4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP
CD4096BE RENESAS

获取价格

IC,FLIP-FLOP,SINGLE,J/K TYPE,CMOS,DIP,14PIN,PLASTIC
CD4096BE ROCHESTER

获取价格

4000/14000/40000 SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP
CD4096BE98 RENESAS

获取价格

CD4096BE98