CD4095BMS
CD4096BMS
CMOS Gated J-K
Master-Slave Flip-Flops
December 1992
CD4095BMS
TOP VIEW
Features
Pinouts
• Set-Reset Capability
NC
RESET
J1
1
2
3
4
5
6
7
14 VDD
13 SET
12 CLOCK
11 K1
• High Voltage Types (20V Rating)
• CD4095BMS Non-Inverting J and K Inputs
• CD4096BMS Inverting and Non-Inverting J and K
Inputs
J2
J3
10 K2
• 16MHz Toggle Rate (Typ.) at VDD - VSS = 10V
• Gated Inputs
Q
9
8
K3
Q
VSS
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
CD4096BMS
TOP VIEW
• Maximum Input Current of 1µA at 18V Over Full Pack-
NC
RESET
J1
1
2
3
4
5
6
7
14 VDD
13 SET
12 CLOCK
11 K1
age Temperature Range; 100nA at 18V and +25oC
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
J2
- 2V at VDD = 10V
J3
10 K2
- 2.5V at VDD = 15V
Q
9
8
K3
Q
• Meets all requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
VSS
NC = NO CONNECTION
Applications
• Registers
Functional Diagrams
• Counters
CD4095BMS
SET
• Control Circuits
13
3
4
5
J1
J2
J3
8
6
S
R
J
Q
Q
Q
Description
12
CL
K
CLOCK
CD4095BMS and CD4096BMS are J-K Master-Slave Flip-
Flops featuring separate AND gating of multiple J and K
inputs. The gated J-K inputs control transfer of information
into the master section during clocked operation. Information
on the J-K inputs is transferred to the Q and Q outputs on
the positive edge of the clock pulse. SET and RESET inputs
(active high) are provided for asynchronous operation.
11
10
9
K1
K2
K3
Q
2
VDD = 14
VSS = 7
NC = 1
RESET
SET
CD4096BMS
The CD4095BMS and CD4096BMS are supplied in these 14
lead outline packages:
13
3
4
5
J1
J2
J3
8
S
R
J
Q
Q
Q
Braze Seal DIP
Frit Seal DIP
H4Q
H1A
12
CL
K
CLOCK
11
10
9
K1
K2
K3
6
Q
2
VDD = 14
VSS = 7
NC = 1
RESET
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
File Number 3331
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999
7-1094