C8051F047
25 MIPS, 32 kB Flash, 10-Bit ADC, 64-Pin Mixed-Signal MCU
Analog Peripherals
Memory
10-Bit ADC
-
-
4352 bytes data RAM
-
-
-
-
-
-
±1 LSB INL; guaranteed monotonic
32 kB Flash; in-system programmable in 512-byte sectors (512 bytes
are reserved)
Programmable throughput up to 100 ksps
13 external inputs; programmable as single-ended or differential
Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5
Data-dependent windowed interrupt generator
Built-in temperature sensor (±3 °C)
-
External parallel data memory interface
CAN Bus 2.0B
-
-
32 message objects
”Mailbox" implementation only interrupts CPU when needed
High-Voltage Differential Amplifier
Digital Peripherals
-
-
-
60 V common mode input range
Offset adjust from –60 to +60 V
16 gain settings from 0.05 to 16
-
-
32 port I/O; all are 5 V tolerant
Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial
ports available concurrently
Programmable 16-bit counter array with 6 capture/compare modules
-
-
-
-
Three Comparators
5 general-purpose 16-bit counter/timers
Dedicated watchdog timer; bidirectional reset
Real-time clock mode using timer 3 or PCA
Internal Voltage Reference
Precision V Monitor/Brown-out Detector
DD
On-Chip JTAG Debug & Boundary Scan
Clock Sources
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
Provides breakpoints, single stepping, watchpoints, stack monitor, pro-
gram trace memory
-
-
Internal programmable 2% oscillator: up to 25 MHz
-
External oscillator: Crystal, RC, C, or Clock
Supply Voltage: 2.7 to 3.6 V
-
-
Inspect/modify memory and registers
-
-
Typical operating current: 10 mA at 25 MHz
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
IEEE1149.1 compliant boundary scan
Multiple power saving sleep and shutdown mode
-
64-Pin TQFP
High-Speed 8051 µC Core
Temperature Range: –40 to +85 °C
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
-
-
Up to 25 MIPS throughput with 25 MHz system clock
Expanded interrupt handler
VDD
VDD
Digital Power
UART0
P0.0
P0.7
P0
Drv
VDD
DGND
DGND
DGND
UART1
8
C
R
O
S
S
B
A
R
SMBus
SPI Bus
PCA
SFR Bus
P1.0
P1.7
0
5
1
AV+
AV+
AGND
P1
Drv
Analog Power
AGND
Timers
0,1,2,3,4
P2.0/CPx
P2.7/CPx
TCK
TMS
TDI
P2
Drv
Boundary Scan
Debug HW
JTAG
Logic
Port
0,1,2,3
&4
TDO
32 kB
FLASH
Reset
RST
P3.0/AINAMUX0
P3.7/AINAMUX7
P3
Drv
Latches
VDD
Monitor
WDT
MONEN
C
o
r
32x136
CANRAM
CANTX
CANRX
CAN
2.0B
External
Oscillator
Circuit
XTAL1
XTAL2
System
Clock
256 byte
RAM
VREF
VREF
4 kB
XRAM
e
P2.0
P2.1
Internal
2%
Oscillator
+
-
CP0
P2.2
P2.3
+
-
CP1
P2.4
P2.5
+
-
CP2
VREFA
AIN0.0
AIN0.1
AIN0.2
AIN0.3
A
M
U
X
ADC
100 ksps
(10-Bit)
P4
DRV
Port 4 <from crossbar>
Bus Control
Prog
Gain
External Data Memory Bus
Ctrl Latch
P5 Latch
Addr [7:0]
P6 Latch
Addr [15:8]
P5
DRV
Address [15:0]
TEMP
SENSOR
A
P6
DRV
M
U
X
8:2
P7 Latch
P7
DRV
HVAIN+
HVAIN-
Data [7:0]
HVAMP
Data Latch
HVREF
HVCAP
CAN 2.0B
Copyright © 2004 by Silicon Laboratories
10.11.2004