Datasheet > C8051F102

C8051F102

更新时间： 2024-01-21 04:13:24

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
350页	1560K
描述
Mixed Signal ISP Flash MCU Family

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

C8051F102 数据手册

C8051F120/1/2/3/4/5/6/7

C8051F130/1/2/3

Mixed Signal ISP Flash MCU Family

Analog Peripherals

High Speed 8051 µC Core

10 or 12-bit SAR ADC

Pipelined instruction architecture; executes 70% of

instruction set in 1 or 2 system clocks

•

± 1 LSB INL

Programmable throughput up to 100 ksps

Up to 8 external inputs; programmable as single-

ended or differential

100 MIPS or 50 MIPS throughput with on-chip PLL

2-cycle 16 x 16 MAC engine (C8051F120/1/2/3 and

C8051F130/1/2/3 only)

•

Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5

Data-dependent windowed interrupt generator

Built-in temperature sensor

Memory

8-bit SAR ADC (‘F12x Only)

8448 bytes internal data RAM (8 k + 256)

•

Programmable throughput up to 500 ksps

8 external inputs (single-ended or differential)

Programmable amplifier gain: 4, 2, 1, 0.5

128 or 64 kB Banked Flash; in-system programma-

ble in 1024-byte sectors

Two 12-bit DACs (‘F12x Only)

External 64 kB data memory interface (programma-

ble multiplexed or non-multiplexed modes)

•

Can synchronize outputs to timers for jitter-free wave-

form generation

Digital Peripherals

Two Analog Comparators

Voltage Reference

8 byte-wide port I/O (100TQFP); 5 V tolerant

4 Byte-wide port I/O (64TQFP); 5 V tolerant

Hardware SMBus™ (I2C™ Compatible), SPI™, and

two UART serial ports available concurrently

Programmable 16-bit counter/timer array with

6 capture/compare modules

Monitor/Brown-Out Detector

On-Chip JTAG Debug & Boundary Scan

On-chip debug circuitry facilitates full-speed, non-

intrusive in-circuit/in-system debugging

Provides breakpoints, single-stepping, watchpoints,

stack monitor; inspect/modify memory and registers

Superior performance to emulation systems using

ICE-chips, target pods, and sockets

5 general purpose 16-bit counter/timers

Dedicated watchdog timer; bi-directional reset pin

Clock Sources

IEEE1149.1 compliant boundary scan

Complete development kit

Internal precision oscillator: 24.5 MHz

Flexible PLL technology

External Oscillator: Crystal, RC, C, or clock

100-Pin TQFP or 64-Pin TQFP Packaging

Temperature Range: –40 to +85 °C

Voltage Supples

RoHS Available

Range: 2.7–3.6 V (50 MIPS) 3.0–3.6 V (100 MIPS)

Power saving sleep and shutdown modes

ANALOG PERIPHERALS

DIGITAL I/O

UART0

VREF

Port 0

10/12-bit

100ksps

ADC

UART1

Port 1

SMBus

PGA

Port 2

SPI Bus

PCA

Port 3

TEMP

SENSOR

Timer 0

Timer 1

Timer 2

Timer 3

Timer 4

VOLTAGE

COMPARATORS

Port 4

Port 5

Port 6

12-Bit

DAC

8-bit

PGA

500ksps

ADC

12-Bit

DAC

Port 7

C8051F12x Only

64 pin 100 pin

HIGH-SPEED CONTROLLER CORE

8051 CPU

128/64 kB 8448 B

16 x 16 MAC

(50 or 100MIPS) ISP FLASH SRAM ('F120/1/2/3, 'F13x)

DEBUG

CIRCUITRY

CLOCK / PLL

CIRCUIT

JTAG

INTERRUPTS

Preliminary Rev. 1.4 12/05

C8051F12x C8051F13x

12 3 4 5 6 7...350

中文翻译

下载PDF

与C8051F102相关器件

型号	品牌	获取价格	描述	数据表
C8051F103	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F104	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F105	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F106	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F107	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F120	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F120-GQ	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F120-GQR	SILICON	获取价格	Mixed Signal ISP Flash MCU Family
C8051F121	SILICON	获取价格	100 MIPS, 128 kB Flash, 12-Bit ADC, 64-Pin Mixed-Signal MCU
C8051F121-GQ	SILICON	获取价格	Mixed Signal ISP Flash MCU Family

与C8051F102相关文章

REF70数据手册解读：高精度电压参考源的全面剖析
2024-07-08

2
解析30211801数据手册：PCB端子排MKDSV 5/3-9.5
2024-07-08

1
UL248-14数据手册深度解读：微型保险丝的全面剖析
2024-07-08

3
BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

17

产品中心

服务支持

精选活动

关于我们

帮助中心

C8051F102

C8051F102 数据手册

与C8051F102相关器件

与C8051F102相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

C8051F102

C8051F102 数据手册

与C8051F102相关器件

与C8051F102相关文章

您还可以找

您在本页遇到什么问题？