5秒后页面跳转
捷配首页

Datasheet > BT8376
BT8376 PDF预览

BT8376

更新时间： 2024-09-15 22:27:55
品牌 Logo 应用领域
科胜讯 - CONEXANT 综合业务数字网
页数 文件大小 规格书
323页 1950K
描述
single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces

阅读下载

中文翻译

获取价格

BT8376 数据手册

 浏览型号BT8376的Datasheet PDF文件第2页浏览型号BT8376的Datasheet PDF文件第3页浏览型号BT8376的Datasheet PDF文件第4页浏览型号BT8376的Datasheet PDF文件第5页浏览型号BT8376的Datasheet PDF文件第6页浏览型号BT8376的Datasheet PDF文件第7页 
Bt8370/8375/8376  
Fully Integrated T1/E1 Framer and Line Interface  
The Bt8370/8375/8376 is a family of single chip transceivers for T1/E1 and Integrated  
Distinguishing Features  
Service Digital Network (ISDN) primary rate interfaces, operating at 1.544 Mbps or  
2.048 Mbps. These devices combine a sophisticated framer, transmit and receive slip  
buffers, and an on-chip physical line interface to provide a complete T1/E1 transceiver.  
The fully featured Bt8370 and short-haul Bt8375 and Bt8376 devices provide a  
programmable clock rate adapter for simplifying system bus interfacing. The adapter  
synthesizes standard clock signals from the receive or transmit line rate clocks or from an  
external reference.  
Operations are controlled through memory-mapped registers accessible via a parallel  
microprocessor port. Current ANSI, ETSI, ITU-T, and Bellcore standards are supported for  
alarm and error monitoring, signaling supervision (e.g., LAPD/SS7), per-channel trunk  
conditioning, and Facility Data Link (FDL) maintenance. A serial Time Division Multiplexed  
(TDM) system bus interface allows the backplane Pulse Code Modulation (PCM) data  
highway to operate at rates from 1.536 to 8.192 Mbps. Extensive test and diagnostic  
functions include a full set of digital and analog loopbacks, PRBS test pattern generation,  
BER meter, and forced error insertion.  
The physical line interface circuit recovers clock and data from analog signals with +3 to  
–43 dB cable attenuation, appropriate for both short (–18 dB) and long-haul T1/E1  
applications. Receive line equalization (EQ) and transmit Line Build Out (LBO) filters are  
implemented using Digital Signal Processor (DSP) circuits for reliable performance. Data  
and/or clock jitter attenuation can be inserted on either the receive or transmit path. The  
transmit section includes precision pulse shaping and amplitude pre-emphasis for cross  
connect applications, as well as a set of LBO filters for long-haul Channel Service Unit  
(CSU) applications. A complementary driver output is provided to couple 75/100/120 Ω  
lines via an external transformer.  
•
•
Single-chip T1/E1 framer with  
short/long-haul physical line  
interface  
Frames to popular T1/E1 standards:  
–
–
T1: SF, ESF, SLC 96, T1DM  
E1: PCM-30, G.704, G.706, G.732  
ISDN primary rate  
•
On-chip physical line interface  
compatible with:  
–
–
DSX-1/E1 short-haul signals  
DS-1 (T1.403) and ETSI long-haul  
signals  
•
•
Two-frame transmit and receive PCM  
slip buffers  
Clock rate adapter synthesizes jitter  
attenuated system clocks from an  
internal or external reference  
•
•
Parallel 8-bit microprocessor port  
supports Intel or Motorola buses  
Automated Facility Data Link (FDL)  
management  
•
•
BERT generation and counting  
Two full-duplex HDLC controllers for  
data link and LAPD/SS7 signaling  
•
•
•
B8ZS/HDB3/Bit 7 zero suppression  
80-pin MQFP surface-mount package  
Operates from a single +5 Vdc ±5%  
power supply  
Functional Block Diagram  
•
Low-power CMOS technology  
Receive  
System  
Bus  
Receive  
Analog  
ZCS  
Decode  
RX  
Slip  
Buffer  
Applications  
EQ  
RX  
T1/E1  
Receive  
Framer  
•
T1/E1 Channel Service Unit/Data  
Service Unit (CSU/DSU)  
RPLL  
TX or RX  
Jitter  
Attenuator  
•
Digital Access Cross-Connect  
Systems (DACS)  
Transmit  
System  
Bus  
TX  
Slip  
Buffer  
TPLL  
TX  
ZCS  
Encode  
•
•
•
•
T1/E1 Multiplexer (MUX)  
PBXs and PCM channel bank  
T1/E1 HDSL terminal unit  
Transmit  
Analog  
Pulse  
LBO  
T1/E1  
Transmit  
Framer  
Overhead  
Insertion  
ISDN Primary Rate Access (PRA)  
Control/Status  
Registers  
Data Link Controllers  
DL1 + DL2  
Clock Rate  
Adaptor  
JTAG  
Test Port  
Motorola/Intel  
Processor Bus  
Dual-Rail/NRZ/  
External DL3  
CLAD I/O  
Data Sheet  
N8370DSE  
June 30, 1999  
1234567...323

中文翻译

下载PDF

与BT8376相关器件

型号 品牌 获取价格 描述 数据表
BT8376EPF CONEXANT

获取价格

 		single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary r
BT8376KPF CONEXANT

获取价格

 		single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary r
BT8472EPF ETC

获取价格

 		Protocol Controller
BT8472KPF ETC

获取价格

 		Protocol Controller
BT8474EPF ETC

获取价格

 		Protocol Controller
BT847AT NXP

获取价格

 		TRANSISTOR 100 mA, 45 V, NPN, Si, SMALL SIGNAL TRANSISTOR, BIP General Purpose Small Signa
BT848 ETC

获取价格

 		Single-Chip Video Capture for PCI
BT848A ETC

获取价格

 		Single-Chip Video Capture for PCI
BT848AKPF ETC

获取价格

 		Single-Chip Video Capture for PCI
BT848KPF ETC

获取价格

 		Single-Chip Video Capture for PCI

与BT8376相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证