5秒后页面跳转
BSP3505D PDF预览

BSP3505D

更新时间: 2024-01-30 02:59:14
品牌 Logo 应用领域
MICRONAS /
页数 文件大小 规格书
40页 264K
描述
Baseband Sound Processor

BSP3505D 技术参数

生命周期:Obsolete零件包装代码:QFP
包装说明:QFP,针数:80
Reach Compliance Code:unknown风险等级:5.63
商用集成电路类型:VOLUME CONTROL CIRCUITJESD-30 代码:R-PQFP-G80
长度:20 mm端子数量:80
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装形状:RECTANGULAR封装形式:FLATPACK
认证状态:Not Qualified座面最大高度:3.2 mm
表面贴装:YES端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

BSP3505D 数据手册

 浏览型号BSP3505D的Datasheet PDF文件第4页浏览型号BSP3505D的Datasheet PDF文件第5页浏览型号BSP3505D的Datasheet PDF文件第6页浏览型号BSP3505D的Datasheet PDF文件第8页浏览型号BSP3505D的Datasheet PDF文件第9页浏览型号BSP3505D的Datasheet PDF文件第10页 
BSP 3505D  
PRELIMINARY DATA SHEET  
2
3. I C Bus Interface: Device and Subaddresses  
Due to the internal architecture of the BSP 3505D the IC  
cannot react immediately to an I C request. The typical  
2
Asaslavereceiver, theBSP3505Dcanbecontrolledvia  
I C bus. Access to internal memory locations is  
achieved by subaddressing. The DSP processor part  
has its own subaddressing register bank.  
response time is about 0.3 ms for the DSP processor  
part. If the receiver (BSP) cant receive another com-  
plete byte of data until it has performed some other func-  
tion; for example, servicing an internal interrupt, it can  
2
2
hold the clock line I C_CL LOW to force the transmitter  
In order to allow for more BSP or MSP ICs to be con-  
nected to the control bus, an ADR_SEL pin has been im-  
plemented. With ADR_SEL pulled to high, low, or left  
open, the BSP 3505D responds to changed device ad-  
dresses. Thus, three identical devices can be selected.  
into a wait state. The positions within a transmission  
where this may happen are indicated by Waitin section  
3.1. ThemaximumWait-periodoftheBSPduringnormal  
operation mode is less than 1 ms.  
2
I C-Bus conditions caused by BSP hardware problems:  
By means of the RESET bit in the CONTROL register,  
all devices with the same device address are reset.  
In case of any internal error, the BSPs wait-period is ex-  
tended to 1.8 ms. Afterwards, the BSP does not ac-  
knowledge (NAK) the device address. The data line will  
be left HIGH by the BSP and the clock line will be re-  
leased. The master can then generate a STOPcondition  
to abort the transfer.  
The IC is selected by asserting a special device address  
2
in the address part of an I C transmission. A device ad-  
dress pair is defined as a write address (80, 84, or 88  
)
hex  
and a read address (81, 85, or 89 ). Writing is done by  
hex  
sending the device write address first, followed by the  
subaddress byte, two address bytes, and two data by-  
tes. Reading is done by sending the device write ad-  
dress, followed by the subaddress byte and two address  
bytes. Without sending a stop condition, reading of the  
addresseddataiscompletedbysendingthedeviceread  
By means of NAK, the master is able to recognize the er-  
ror state and to reset the IC via I C-Bus. While transmit-  
ting the reset protocol (s. 5.2.4.) to CONTROL, the  
master must ignore the not acknowledge bits (NAK) of  
the BSP.  
2
2
address (81, 85, or 89 ) and reading two bytes of data.  
A general timing diagram of the I C Bus is shown in  
hex  
Fig. 32.  
2
Refer to Fig. 31: I C Bus Protocol and section 3.2. Pro-  
2
posal for BSP 3505D I C Telegrams.  
2
Table 31: I C Bus Device Addresses  
ADR_SEL  
Low  
High  
Left Open  
Read  
89  
Mode  
Write  
80  
Read  
81  
Write  
84  
Read  
85  
Write  
88  
BSP device address  
hex  
hex  
hex  
hex  
hex  
hex  
2
Table 32: I C Bus Subaddresses  
Name  
Binary Value  
Hex Value  
Mode  
Function  
CONTROL  
TEST  
0000 0000  
0000 0001  
0001 0010  
0001 0011  
00  
01  
12  
13  
Write  
Write  
Write  
Write  
software reset  
only for internal use  
write address DSP  
read address DSP  
WR_DSP  
RD_DSP  
Micronas  
7

与BSP3505D相关器件

型号 品牌 描述 获取价格 数据表
BSP3505DPP TDK Consumer Circuit, CMOS, PDIP64, SHRINK, PLASTIC, DIP-64

获取价格

BSP3505DQA TDK Volume Control Circuit, PQFP80, PLASTIC, QFP-80

获取价格

BSP365 INFINEON MiniSmart(High-side switch Short-circuit protection Overtemperature protection with hyster

获取价格

BSP372 INFINEON SIPMOS Small-Signal Transistor (N channel Enhancement mode Logic Level Avalanche rated

获取价格

BSP372_08 INFINEON SIPMOS Small-Signal Transistor

获取价格

BSP372L6327 INFINEON Power Field-Effect Transistor, 1.7A I(D), 100V, 0.31ohm, 1-Element, N-Channel, Silicon, Me

获取价格