BSP 3505D
PRELIMINARY DATA SHEET
2
3. I C Bus Interface: Device and Subaddresses
Due to the internal architecture of the BSP 3505D the IC
cannot react immediately to an I C request. The typical
2
Asaslavereceiver, theBSP3505Dcanbecontrolledvia
I C bus. Access to internal memory locations is
achieved by subaddressing. The DSP processor part
has its own subaddressing register bank.
response time is about 0.3 ms for the DSP processor
part. If the receiver (BSP) can’t receive another com-
plete byte of data until it has performed some other func-
tion; for example, servicing an internal interrupt, it can
2
2
hold the clock line I C_CL LOW to force the transmitter
In order to allow for more BSP or MSP ICs to be con-
nected to the control bus, an ADR_SEL pin has been im-
plemented. With ADR_SEL pulled to high, low, or left
open, the BSP 3505D responds to changed device ad-
dresses. Thus, three identical devices can be selected.
into a wait state. The positions within a transmission
where this may happen are indicated by ’Wait’ in section
3.1. ThemaximumWait-periodoftheBSPduringnormal
operation mode is less than 1 ms.
2
I C-Bus conditions caused by BSP hardware problems:
By means of the RESET bit in the CONTROL register,
all devices with the same device address are reset.
In case of any internal error, the BSPs wait-period is ex-
tended to 1.8 ms. Afterwards, the BSP does not ac-
knowledge (NAK) the device address. The data line will
be left HIGH by the BSP and the clock line will be re-
leased. The master can then generate a STOPcondition
to abort the transfer.
The IC is selected by asserting a special device address
2
in the address part of an I C transmission. A device ad-
dress pair is defined as a write address (80, 84, or 88
)
hex
and a read address (81, 85, or 89 ). Writing is done by
hex
sending the device write address first, followed by the
subaddress byte, two address bytes, and two data by-
tes. Reading is done by sending the device write ad-
dress, followed by the subaddress byte and two address
bytes. Without sending a stop condition, reading of the
addresseddataiscompletedbysendingthedeviceread
By means of NAK, the master is able to recognize the er-
ror state and to reset the IC via I C-Bus. While transmit-
ting the reset protocol (s. 5.2.4.) to ‘CONTROL’, the
master must ignore the not acknowledge bits (NAK) of
the BSP.
2
2
address (81, 85, or 89 ) and reading two bytes of data.
A general timing diagram of the I C Bus is shown in
hex
Fig. 3–2.
2
Refer to Fig. 3–1: I C Bus Protocol and section 3.2. Pro-
2
posal for BSP 3505D I C Telegrams.
2
Table 3–1: I C Bus Device Addresses
ADR_SEL
Low
High
Left Open
Read
89
Mode
Write
80
Read
81
Write
84
Read
85
Write
88
BSP device address
hex
hex
hex
hex
hex
hex
2
Table 3–2: I C Bus Subaddresses
Name
Binary Value
Hex Value
Mode
Function
CONTROL
TEST
0000 0000
0000 0001
0001 0010
0001 0011
00
01
12
13
Write
Write
Write
Write
software reset
only for internal use
write address DSP
read address DSP
WR_DSP
RD_DSP
Micronas
7