5秒后页面跳转
ASM2I3807AHG-20-AR PDF预览

ASM2I3807AHG-20-AR

更新时间: 2024-01-04 11:06:14
品牌 Logo 应用领域
PULSECORE 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
19页 692K
描述
Low Skew Clock Driver, 3807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20, 0.150 INCH, GREEN, SSOP-20

ASM2I3807AHG-20-AR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:0.150 INCH, GREEN, SSOP-20Reach Compliance Code:unknown
风险等级:5.64Is Samacsys:N
系列:3807输入调节:SCHMITT TRIGGER
JESD-30 代码:R-PDSO-G20JESD-609代码:e3/e6
长度:8.649 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:20实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
传播延迟(tpd):4.3 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.45 ns座面最大高度:1.753 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN/TIN BISMUTH端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
Base Number Matches:1

ASM2I3807AHG-20-AR 数据手册

 浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第2页浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第3页浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第4页浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第5页浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第6页浏览型号ASM2I3807AHG-20-AR的Datasheet PDF文件第7页 
June 2005  
rev 0.2  
ASM2P3807AH  
3.3V CMOS 1-TO-10 CLOCK DRIVER  
Product Description  
Features  
• 0.5 MICRON CMOS Technology  
The ASM2P3807AH 3.3V clock driver is built using  
advanced dual metal CMOS technology. This low skew  
clock driver offers 1:10 fanout. The large fanout from a  
single input reduces loading on the preceding driver and  
provides an efficient clock distribution network. The  
ASM2P3807AH offers low capacitance inputs with  
hysteresis for improved noise margins. Multiple power and  
grounds reduce noise. Typical applications are clock and  
signal distribution.  
• Guaranteed low skew < 350pS (max.)  
• Very low duty cycle distortion < 350pS (max.)  
• High speed: propagation delay < 3nS (max.)  
• Very low CMOS power levels  
• TTL compatible inputs and outputs  
• 1:10 fanout  
• Maximum output rise and fall time < 1.5nS (max.)  
• Low input capacitance: 4.5pF typical  
• Operates with 3.3V ± 0.3V Supply  
• Inputs can be driven from 3.3V or 5V components  
• Available in SSOP, SOIC, and QSOP Packages  
Block Diagram  
O1  
O2  
O3  
O4  
O5  
IN  
O6  
O7  
O8  
O9  
O10  
Alliance Semiconductor  
2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I3807AHG-20-AR相关器件

型号 品牌 描述 获取价格 数据表
ASM2I3807AHG-20-AT ALSC 3.3V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I3807AHG-20-DR ALSC 3.3V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I3807AHG-20-DR PULSECORE Low Skew Clock Driver, 3807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,

获取价格

ASM2I3807AHG-20-DT ALSC 3.3V CMOS 1-TO-10 CLOCK DRIVER

获取价格

ASM2I3807AHG-20-DT PULSECORE Low Skew Clock Driver, 3807 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PDSO20,

获取价格

ASM2I3807AHG-20-SR ALSC 3.3V CMOS 1-TO-10 CLOCK DRIVER

获取价格