5秒后页面跳转
ASM2I5T905AG-28TT PDF预览

ASM2I5T905AG-28TT

更新时间: 2024-09-26 06:38:07
品牌 Logo 应用领域
PULSECORE 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
19页 682K
描述
2.5V Single Data Rate 1:5 Clock Buffer Terabuffer

ASM2I5T905AG-28TT 技术参数

生命周期:Obsolete包装说明:0.173 INCH, GREEN, TSSOP-28
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N系列:905
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G28
长度:9.7 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:28实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):2.5 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.6 V最小供电电压 (Vsup):2.4 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
最小 fmax:250 MHzBase Number Matches:1

ASM2I5T905AG-28TT 数据手册

 浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第2页浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第3页浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第4页浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第5页浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第6页浏览型号ASM2I5T905AG-28TT的Datasheet PDF文件第7页 
November 2006  
rev 0.2  
ASM2P5T905A  
2.5V Single Data Rate 1:5 Clock Buffer Terabuffer  
Features  
to five single-ended outputs buffer built on advanced metal  
CMOS technology. The SDR Clock buffer fanout from a  
single or differential input to five single-ended outputs  
reduces the loading on the preceding driver and provides  
an efficient clock distribution network. The ASM2P5T905A  
can act as a translator from a differential HSTL, eHSTL,  
1.8V/2.5V LVTTL, LVEPECL or single-ended 1.8V/2.5V  
LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs.  
Selectable interface is controlled by 3 level input signals  
that may be hard-wired to appropriate high-mid-low levels.  
Multiple power and grounds reduce noise.  
Guaranteed Low Skew < 25pS (max)  
Very low duty cycle distortion  
High speed propagation delay < 2.5nS. (max)  
Up to 250MHz operation  
Very low CMOS power levels  
1.5V VDDQ for HSTL interface  
Hot insertable and Over-voltage tolerant inputs  
3 level inputs for selectable interface  
Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or  
LVEPECL input interface  
Selectable differential or single-ended inputs and  
five single ended outputs  
Applications:  
2.5V Supply Voltage  
Available in TSSOP Package  
ASM2P5T905A is targeted towards Clock and signal  
distribution.  
Functional Description  
The ASM2P5T905A 2.5V single data rate (SDR) Clock  
buffer is a user-selectable single-ended or differential input  
Block Diagram  
TxS  
GL  
G
OUTPUT  
Q1  
Q2  
Q3  
Q4  
Q5  
CONTROL  
OUTPUT  
RxS  
CONTROL  
A
A/VREF  
OUTPUT  
CONTROL  
OUTPUT  
CONTROL  
OUTPUT  
CONTROL  
PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018  
www.pulsecoresemi.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I5T905AG-28TT相关器件

型号 品牌 获取价格 描述 数据表
ASM2I5T9070AF-48TR PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I5T9070AF-48TT PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I5T9070AG-48TR PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I5T9070AG-48TT PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I9940L PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-ER ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-ET ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-LR ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-LT ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip