5秒后页面跳转
ASM2I5T9070AF-48TT PDF预览

ASM2I5T9070AF-48TT

更新时间: 2024-11-27 06:38:07
品牌 Logo 应用领域
PULSECORE 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 411K
描述
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer

ASM2I5T9070AF-48TT 技术参数

生命周期:Obsolete包装说明:6.10 MM, ROHS COMPLIANT, MO-153ED, TSSOP-48
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N系列:9070
输入调节:STANDARDJESD-30 代码:R-PDSO-G48
长度:12.5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:48实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):2 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.3 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL宽度:6.1 mm
最小 fmax:200 MHzBase Number Matches:1

ASM2I5T9070AF-48TT 数据手册

 浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第2页浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第3页浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第4页浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第5页浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第6页浏览型号ASM2I5T9070AF-48TT的Datasheet PDF文件第7页 
November 2006  
rev 0.2  
ASM2P5T9070A  
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer  
Features  
The ASM2P5T9070A 2.5V single data rate (SDR) clock  
buffer is a single-ended input to ten single-ended outputs  
buffer built on advanced metal CMOS technology. The  
SDR clock buffer fanout from a single input to ten single-  
ended outputs reduces the loading on the preceding driver  
and provides an efficient clock distribution network.  
Optimized for 2.5V LVTTL  
Guaranteed Low Skew < 25pS (max)  
Very low duty cycle distortion < 300pS (max)  
High speed propagation delay < 2nS. (max)  
Up to 200MHz operation  
Very low CMOS power levels  
Hot Insertable and over-voltage tolerant inputs  
1:10 fanout buffer  
The ASM2P5T9070A has two output banks that can be  
asynchronously enabled/disabled. Multiple power and  
grounds reduce noise.  
2.5V Supply Voltage  
Available in TSSOP Package  
Applications:  
ASM2P5T9070A is targeted towards Clock and signal  
distribution applications.  
Functional Description  
Block Diagram  
GL  
OUTPUT  
G1  
Q1  
Q2  
Q3  
Q4  
Q5  
CONTROL  
OUTPUT  
CONTROL  
OUTPUT  
CONTROL  
OUTPUT  
A
CONTROL  
OUTPUT  
CONTROL  
OUTPUT  
G2  
CONTROL  
Q6  
Q7  
Q8  
OUTPUT  
CONTROL  
OUTPUT  
CONTROL  
OUTPUT  
Q9  
CONTROL  
OUTPUT  
Q10  
CONTROL  
PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018  
www.pulsecoresemi.com  
Notice: The information in this document is subject to change without notice.  

与ASM2I5T9070AF-48TT相关器件

型号 品牌 获取价格 描述 数据表
ASM2I5T9070AG-48TR PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I5T9070AG-48TT PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
ASM2I9940L PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-ER ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-ET ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-LR ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940L-32-LT ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940LG-32-ER PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
ASM2I9940LG-32-ER ALSC

获取价格

Low Voltage 1:18 Clock Distribution Chip