5秒后页面跳转
AS7C33512PFD36A-133TQI PDF预览

AS7C33512PFD36A-133TQI

更新时间: 2024-10-27 23:00:35
品牌 Logo 应用领域
ALSC 静态存储器
页数 文件大小 规格书
19页 542K
描述
3.3V 512K x 32/36 pipelined burst synchronous SRAM

AS7C33512PFD36A-133TQI 数据手册

 浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第1页浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第2页浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第3页浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第5页浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第6页浏览型号AS7C33512PFD36A-133TQI的Datasheet PDF文件第7页 
AS7C33512PFD32A  
AS7C33512PFD36A  
®
Functional description  
The AS7C33512PFD32A/36A is a high-performance CMOS 16-Mbit synchronous Static Random Access Memory (SRAM) device  
organized as 524,288 words x 32/36. It incorporates a two-stage register-register pipeline for highest frequency on any given technology.  
Fast cycle times of 6/7.5 ns with clock access times (tCD) of 3.4/3.8 ns enable 166, and 133 MHz bus frequencies. Three chip enable (CE)  
inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe (ADSC), or the processor  
address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst addresses.  
Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register  
when ADSP is sampled low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation, the data  
accessed by the current address registered in the address registers by the positive edge of CLK are carried to the data-out registers and driven  
on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all  
subsequent clock edges. Address is incremented internally for the next access of the burst when ADV is sampled low and both address  
strobes are high. Burst mode is selectable with the LBO input. With LBO unconnected or driven high, burst operations use an interleaved  
count sequence. With LBO driven low, the device uses a linear count sequence.  
Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable GWE writes all 32/  
36 regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is high, one or more bytes may be written by asserting BWE  
and the appropriate individual byte BWn signals.  
BWn is ignored on the clock edge that samples ADSP low, but it is sampled on all subsequent clock edges. Output buffers are disabled when  
BWn is sampled lOW regardless of OE. Data is clocked into the data input register when BWn is sampled low. Address is incremented  
internally to the next burst address if BWn and ADV are sampled low. This device operates in double-cycle deselect feature during read  
cycles.  
Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP are  
as follows:  
• ADSP must be sampled high when ADSC is sampled low to initiate a cycle with ADSC.  
• WE signals are sampled on the clock edge that samples ADSC low (and ADSP high).  
• Master chip enable CE0 blocks ADSP, but not ADSC.  
The AS7C33512PFD32A/36A family operates from a core 3.3V power supply. I/Os use a separate power supply that can operate at 2.5V or  
3.3V. These devices are available in a 100-pin TQFP package.  
TQFP capacitance  
Parameter  
Input capacitance  
I/O capacitance  
Symbol  
Test conditions  
VIN = 0V  
Min  
Max  
Unit  
pF  
*
CIN  
-
-
5
7
*
CI/O  
VOUT = 0V  
pF  
* Guaranteed not tested  
TQFP thermal resistance  
Description  
Conditions  
Symbol  
θJA  
Typical  
40  
Units  
°C/W  
°C/W  
1–layer  
4–layer  
Thermal resistance  
(junction to ambient)1  
Test conditions follow standard test methods  
and procedures for measuring thermal  
impedance, per EIA/JESD51  
θJA  
22  
Thermal resistance  
(junction to top of case)1  
θJC  
8
°C/W  
1 This parameter is sampled  
2/10/05, v 1.3  
Alliance Semiconductor  
4 of 19  

与AS7C33512PFD36A-133TQI相关器件

型号 品牌 获取价格 描述 数据表
AS7C33512PFD36A-133TQIN ALSC

获取价格

3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C33512PFD36A-166TQC ALSC

获取价格

3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C33512PFD36A-166TQCN ALSC

获取价格

3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C33512PFD36A-166TQI ALSC

获取价格

3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C33512PFD36A-166TQIN ALSC

获取价格

3.3V 512K x 32/36 pipelined burst synchronous SRAM
AS7C33512PFD36A-200BC ALSC

获取价格

Standard SRAM, 512KX36, 3ns, CMOS, PBGA119, BGA-119
AS7C33512PFD36A-200BI ALSC

获取价格

Standard SRAM, 512KX36, 3ns, CMOS, PBGA119, BGA-119
AS7C33512PFD36A-200TQC ALSC

获取价格

Standard SRAM, 512KX36, 3ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33512PFD36A-200TQI ALSC

获取价格

Standard SRAM, 512KX36, 3ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33512PFS16A ETC

获取价格

3.3V 512K x 16/18 pipeline burst synchronous SRAM