5秒后页面跳转
AS7C33256PFD18B-133TQCN PDF预览

AS7C33256PFD18B-133TQCN

更新时间: 2024-11-04 20:30:51
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器内存集成电路
页数 文件大小 规格书
19页 536K
描述
Standard SRAM, 256KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100

AS7C33256PFD18B-133TQCN 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP,针数:100
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.38
最长访问时间:4 ns其他特性:PIPELINED ARCHITECTURE
JESD-30 代码:R-PQFP-G100JESD-609代码:e3
长度:20 mm内存密度:4718592 bit
内存集成电路类型:STANDARD SRAM内存宽度:18
功能数量:1端子数量:100
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX18
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):245
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

AS7C33256PFD18B-133TQCN 数据手册

 浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第2页浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第3页浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第4页浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第5页浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第6页浏览型号AS7C33256PFD18B-133TQCN的Datasheet PDF文件第7页 
AS7C33256PFD18B  
February 2005  
®
3.3V 256K × 18 pipeline burst synchronous SRAM  
Features  
• Individual byte write and global write  
• Multiple chip enables for easy expansion  
• Linear or interleaved burst control  
• Snooze mode for reduced power-standby  
• Common data inputs and data outputs  
• 3.3V core power supply  
• Organization: 262,144 words × 18 bits  
• Fast clock speeds to 200 MHz  
• Fast clock to data access: 3.0/3.5/4.0 ns  
• Fast OE access time: 3.0/3.5/4.0 ns  
• Fully synchronous register-to-register operation  
• Double-cycle deselect  
• 2.5V or 3.3V I/O operation with separate V  
DDQ  
• Asynchronous output enable control  
• Available in 100-pin TQFP package  
Logic block diagram  
LBO  
CLK  
ADV  
CLK  
CS  
Burst logic  
256K × 18  
Memory  
array  
ADSC  
ADSP  
CLR  
18  
Q
D
A[17:0]  
Address  
18  
CS  
16  
18  
register  
CLK  
18  
2
18  
GWE  
D
Q
DQb  
BW  
b
Byte Write  
registers  
CLK  
BWE  
BW  
D
Q
DQa  
Byte Write  
a
registers  
CLK  
CE0  
CE1  
OE  
Output  
registers  
D
Q
Q
Input  
registers  
Enable  
register  
CE2  
CE  
CLK  
CLK  
CLK  
D
Enable  
delay  
register  
Power  
down  
ZZ  
CLK  
OE  
18  
DQ [a,b]  
Selection guide  
–200  
5
–166  
–133  
7.5  
133  
4
Units  
Minimum cycle time  
6
ns  
MHz  
ns  
Maximum clock frequency  
Maximum clock access time  
Maximum operating current  
Maximum standby current  
200  
3.0  
375  
130  
30  
166  
3.5  
350  
100  
30  
325  
90  
mA  
mA  
mA  
Maximum CMOS standby current (DC)  
30  
1/31/05; v.1.2  
Alliance Semiconductor  
P. 1 of 19  
Copyright © Alliance Semiconductor. All rights reserved.  

与AS7C33256PFD18B-133TQCN相关器件

型号 品牌 获取价格 描述 数据表
AS7C33256PFD18B-133TQI ALSC

获取价格

3.3V 256K x 18 pipeline burst synchronous SRAM
AS7C33256PFD18B-133TQI ISSI

获取价格

Standard SRAM, 256KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33256PFD18B-133TQIN ALSC

获取价格

3.3V 256K x 18 pipeline burst synchronous SRAM
AS7C33256PFD18B-133TQIN ISSI

获取价格

Standard SRAM, 256KX18, 4ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C33256PFD18B-166TQC ALSC

获取价格

3.3V 256K x 18 pipeline burst synchronous SRAM
AS7C33256PFD18B-166TQC ISSI

获取价格

Standard SRAM, 256KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33256PFD18B-166TQCN ALSC

获取价格

3.3V 256K x 18 pipeline burst synchronous SRAM
AS7C33256PFD18B-166TQCN ISSI

获取价格

Standard SRAM, 256KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100
AS7C33256PFD18B-166TQI ISSI

获取价格

Standard SRAM, 256KX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
AS7C33256PFD18B-166TQI ALSC

获取价格

3.3V 256K x 18 pipeline burst synchronous SRAM