5秒后页面跳转
AS7C31024-15JI PDF预览

AS7C31024-15JI

更新时间: 2024-10-27 22:22:35
品牌 Logo 应用领域
ALSC 存储内存集成电路静态存储器光电二极管
页数 文件大小 规格书
9页 199K
描述
5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)

AS7C31024-15JI 数据手册

 浏览型号AS7C31024-15JI的Datasheet PDF文件第1页浏览型号AS7C31024-15JI的Datasheet PDF文件第3页浏览型号AS7C31024-15JI的Datasheet PDF文件第4页浏览型号AS7C31024-15JI的Datasheet PDF文件第5页浏览型号AS7C31024-15JI的Datasheet PDF文件第6页浏览型号AS7C31024-15JI的Datasheet PDF文件第7页 
AS7C1024  
AS7C31024  
®
Functional description  
The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) devices  
organized as 131,072 words × 8 bits. It is designed for memory applications where fast data access, low power, and simple  
interfacing are desired.  
Equal address access and cycle times (tAA, tRC, tWC) of 10/ 12/ 15/ 20 ns with output enable access times (tOE) of 5/ 6/ 8/ 10 ns  
are ideal for high performance applications. Active high and low chip enables (CE1, CE2) permit easy memory expansion with  
multiple-bank systems.  
When CE1 is high or CE2 is low the devices enter standby mode. If inputs are still toggling, the device will consume I power.  
SB  
If the bus is static, then full standby power is reached (ISB1 or ISB2). For example, the AS7C31024 is guaranteed not to exceed  
0.33mW under nominal full standby conditions. All devices in this family will retain data when VCC is reduced as low as 2.0V.  
A write cycle is accomplished by asserting write enable (WE) and both chip enables (CE1, CE2). Data on the input pins I/ O0-  
I/ O7 is written on the rising edge of WE (write cycle 1) or the active-to-inactive edge of CE1 or CE2 (write cycle 2). To avoid  
bus contention, external devices should drive I/ O pins only after outputshave been disabled with output enable ( OE) or write  
enable (WE).  
A read cycle is accomplished by asserting output enable (OE) and both chip enables (CE1, CE2), with write enable (WE) high.  
The chips drive I/ O pins with the data word referenced by the input address. When either chip enable is inactive, output  
enable is inactive, or write enable is active, output drivers stay in high-impedance mode.  
Absolute maximum ratings  
Parameter  
Symbol  
Min  
–0.50  
-0.50  
–0.50  
Max  
+7.0  
Unit  
V
AS7C1024  
V
t1  
Voltage on VCC relative to GND  
AS7C31024  
V
+5.0  
V
t1  
Voltage on any pin relative to GND  
Power dissipation  
V
VCC +0.50  
1.0  
V
t2  
PD  
W
Storage temperature (plastic)  
Ambient temperature with VCC applied  
DC current into outputs (low)  
Tstg  
–65  
–55  
+150  
+125  
20  
°C  
°C  
mA  
Tbias  
IOUT  
Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional  
operation of the device at these or any other conditions outside those indicated in the operational sections of this specificati on is not implied. Exposure to  
absolute maximum rating conditions for extended periods may affect reliability.  
Truth table  
CE1  
H
X
L
CE2  
X
WE  
X
OE  
X
Data  
Mode  
High Z  
High Z  
High Z  
DOUT  
Standby (ISB, ISB1  
Standby (ISB, ISB1  
)
)
L
X
X
H
H
H
Output disable (ICC)  
Read (ICC)  
L
H
H
L
L
H
L
X
D
Write (ICC)  
IN  
Key: X = Dont Care, L = Low, H = High  
2
ALLIANCE SEMICONDUCTOR  
11/ 29/ 00  

与AS7C31024-15JI相关器件

型号 品牌 获取价格 描述 数据表
AS7C31024-15PC ETC

获取价格

x8 SRAM
AS7C31024-15TC ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
AS7C31024-15TI ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
AS7C31024-15TJC ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
AS7C31024-15TJI ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
AS7C31024-15TPC ETC

获取价格

x8 SRAM
AS7C31024-20 ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)
AS7C31024-20HC ALSC

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 8 X 13.40 MM, STSOP1-32
AS7C31024-20HI ALSC

获取价格

Standard SRAM, 128KX8, 20ns, CMOS, PDSO32, 8 X 13.40 MM, STSOP1-32
AS7C31024-20JC ALSC

获取价格

5V/3.3V 128K x 8 CMOS SRAM (Evolutionary Pinout)