Datasheet > AP0101CS2L00SPGA0-DR1

AP0101CS2L00SPGA0-DR1

更新时间： 2024-09-17 01:06:43

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
42页	2165K
描述
High-Dynamic Range (HDR) Image Signal Processor (ISP)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AP0101CS2L00SPGA0-DR1 数据手册

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第2页

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第3页

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第4页

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第5页

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第6页

浏览型号AP0101CS2L00SPGA0-DR1的Datasheet PDF文件第7页

AP0101CS HDR: Image Signal Processor (ISP)

Features

AP0101CS High-Dynamic Range (HDR)

Image Signal Processor (ISP)

AP0101CS Datasheet, Rev. 7

For the latest product datasheet, please visit www.onsemi.com

Table 1:

Parameter

Key Performance Parameters

Value

Features

• Supports ON Semiconductor sensors with up to

1.2 Mp (1280x960)

Primary camera

interface

Parallel

• 45 fps at 1.2 Mp, 60 fps at 720p

• Optimized for operation with HDR sensors

• Color and gamma correction

• Auto exposure, auto white balance, 50/60 Hz flicker

avoidance

Primary camera input

format

RAW12 Linear/Companded Bayer

data

Up to 20-bit Parallel¹

Output interface

YUV422 8-bit,10-bit, and

SMPTE296M

10-, 12-bit tone-mapped Bayer

• Adaptive Local Tone Mapping (ALTM)

• Test Pattern Generator

Output format

• Two-wire serial programming interface

• Interface to low-cost Flash or EPROM through SPI

bus (to configure and load patches)

• High-level host command interface

• Standalone operation supported

• Up to 5 GPIO

• Fail-safe IO

• Multi-Camera synchronization support

• Dual Band IR filter support

Maximum resolution

Input clock range²

1280x960 (1.2 Mp)

6-30 MHz

Maximum frame rate³45 fps at 1.2 Mp, 60 fps at 720p

Maximum output clock

Parallel clock up to 84 MHz

frequency

VDDIO_S

VDDIO_H

VDD_REG

1.8 or 2.8 V nominal

2.5 or 3.3 V nominal

1.8V nominal

Supply

voltage

VDDIO_OTPM 2.5 or 3.3 V nominal

Operating temperature

(ambient - T_A)

–30°C to +70°C

130 mW

Applications

• SMPTE296 HDCCTV cameras

• Surveillance network IP cameras

Typical power

consumption⁴

Notes: 1. 20-bit in one pixel clock format is only available in

SMPTE mode with the use of 4 GPIOs.

2. With input clock below 10 MHz, the two wire

serial interface is supported only up to 100 KHz

3. Maximum frame rate depends on output inter-

face and data format configuration used.

4. 720p HDR 60 fps 74.25 MHz YCbCr_422_16

AP0101CS/D Rev. 7, 1/16 EN

©Semiconductor Components Industries, LLC 2016,

12 3 4 5 6 7...42

中文翻译

下载PDF

与AP0101CS2L00SPGA0-DR1相关器件

型号	品牌	获取价格	描述	数据表
AP0101CS2L00SPGAD3-GEVK	ONSEMI	获取价格	High-Dynamic Range (HDR) Image Signal Processor (ISP)
AP0101CS2L00SPGAH-GEVB	ONSEMI	获取价格	High-Dynamic Range (HDR) Image Signal Processor (ISP)
AP0102AT2L00XPGA0-DR	ONSEMI	获取价格	图像信号处理器，1 MP
AP0102AT2L00XPGA0-TR	ONSEMI	获取价格	图像信号处理器，1 MP
AP0103GMT-HF	A-POWER	获取价格	Simple Drive Requirement, SO-8 Compatible with Heatsink
AP0103GP-HF	A-POWER	获取价格	N-CHANNEL ENHANCEMENT MODE POWER MOSFET
AP0116	SUPERTEX	获取价格	8 Channel Power MOSFET Array Monolithic N-channel Enchancement Mode
AP0116NA	SUPERTEX	获取价格	8 Channel Power MOSFET Array Monolithic N-channel Enchancement Mode
AP0116NB	SUPERTEX	获取价格	8 Channel Power MOSFET Array Monolithic N-channel Enchancement Mode
AP0116ND	SUPERTEX	获取价格	8 Channel Power MOSFET Array Monolithic N-channel Enchancement Mode