5秒后页面跳转
AM53CF96JCW PDF预览

AM53CF96JCW

更新时间: 2024-11-15 22:13:55
品牌 Logo 应用领域
超微 - AMD 控制器
页数 文件大小 规格书
76页 543K
描述
Enhanced SCSI-2 Controller (ESC)

AM53CF96JCW 数据手册

 浏览型号AM53CF96JCW的Datasheet PDF文件第2页浏览型号AM53CF96JCW的Datasheet PDF文件第3页浏览型号AM53CF96JCW的Datasheet PDF文件第4页浏览型号AM53CF96JCW的Datasheet PDF文件第5页浏览型号AM53CF96JCW的Datasheet PDF文件第6页浏览型号AM53CF96JCW的Datasheet PDF文件第7页 
PRELIMINARY  
Advanced  
Micro  
Am53CF94/Am53CF96  
Devices  
Enhanced SCSI-2 Controller (ESC)  
DISTINCTIVE CHARACTERISTICS  
Pin/function compatible with Emulex  
FAS216/236  
AMD’s exclusive programmable power-down  
feature  
AMD’s Patented programmable GLITCH  
EATERTM Circuitry on REQ and ACK inputs  
10 Mbytes/s synchronous Fast SCSI transfer  
rate  
24-Bit extended transfer counter allows for  
data block transfer of up to 16 Mbytes  
Independently programmable 3-byte message  
and group 2 identification  
20 Mbytes/s DMA transfer rate  
16-Bit DMA interface plus 2 bits of parity  
Flexible three bus architecture  
Single-ended SCSI bus supported by  
Am53CF94  
Differential SCSI bus supported by Am53CF96  
Selection of multiplexed or non-multiplexed  
address and data bus  
Additional check for ID message during  
bus-initiated Select with ATN  
Reselection has QTAG features of ATN3  
Access FIFO Command  
Delayed enable signal for differential drivers  
avoid contention on SCSI differential lines  
Programmable Active Negation on REQ, ACK  
and Data lines  
Register programmable control of assertion/  
deassertion delay for REQ and ACK lines  
Part-unique ID code  
Am53CF94 available in 84-pin PLCC package  
Am53CF96 available in 100-pin PQFP package  
Am53CF94 available in 3.3 V version  
Supports clock operating frequencies from  
10 MHz–40 MHz  
High current drivers (48 mA) for direct  
connection to the single-ended SCSI bus  
Supports Disconnect and Reselect commands  
Supports burst mode DMA operation with a  
threshold of eight  
Supports 3-byte tagged-queueing as per the  
SCSI-2 specification  
Supports group 2 and 5 command recognition  
as per the SCSI-2 specification  
Supports Scatter-Gather or Back-to-Back  
synchronous data transfers  
Advanced CMOS process for lower power  
consumption  
GENERAL DESCRIPTION  
The Enhanced SCSI-2 Controller (ESC) was designed  
to support Fast SCSI-2 transfer rates of up to  
10 Mbytes/s in synchronous mode and up to 7 Mbytes/s  
in the asynchronous mode. The ESC is downward com-  
patiblewiththeAm53C94/96, combiningitsfunctionality  
with features such as Fast SCSI, programmable Active  
Negation, a 24-bit transfer counter, and a part-unique ID  
code containing manufacturer and serial # information.  
AMD’s proprietary features such as power-down mode  
for SCSI transceivers, programmable GLITCH EATER,  
and extended Target command set are also included for  
improved product performance.  
reselection, information transfer and disconnection  
commands are directly supported.  
The 16-byte-internal FIFO further assists in minimizing  
host involvement. The FIFO provides a temporary stor-  
ageforallcommand, data, statusandmessagebytesas  
they are transferred between the 16-bit host data bus  
and the 8-bit SCSI data bus. During DMA operations the  
FIFO acts as a buffer to allow greater latency in the DMA  
channel. This permits the DMA channel to be sus-  
pended for higher priority operations such as DRAM re-  
fresh or reception of an ISDN packet.  
Parity on the DMA bus is optional. Parity can either be  
generated and checked or it can be simply passed  
through.  
The Enhanced SCSI-2 Controller (ESC) has a flexible  
three bus architecture. The ESC has a 16-bit DMA inter-  
face, an 8-bit host data interface and an 8-bit SCSI data  
interface. The ESC is designed to minimize host inter-  
vention by implementing common SCSI sequences in  
hardware. An on-chip state machine reduces protocol  
overheads by performing the required sequences in re-  
sponse to a single command from the host. Selection,  
The Target command set for the Am53CF94/96 in-  
cludes an additional command, the Access FIFO com-  
mand, to allow the host or DMA controller to remove re-  
maining FIFO data following the host’s issuance of a  
Target abort DMA command or following an abort due to  
Publication# 17348 Rev. B Amendment/0  
This document contains information on a product under development at Advanced Micro Devices Inc. The information is intended  
to help you to evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.  
Issue Date: May 1993  

与AM53CF96JCW相关器件

型号 品牌 获取价格 描述 数据表
AM53CF96KC AMD

获取价格

Enhanced SCSI-2 Controller (ESC)
AM53CF96KCW AMD

获取价格

Enhanced SCSI-2 Controller (ESC)
AM5400N ANALOGPOWER

获取价格

N-Channel 100-V (D-S) MOSFET
AM-5416 SANYO

获取价格

Amorphous Solar Cell Amorton
AM54161 ETC

获取价格

AM54162 ETC

获取价格

AM54163 ETC

获取价格

AM54181 ETC

获取价格

AM54182 ETC

获取价格

AM5423P ANALOGPOWER

获取价格

P-Channel 20-V (D-S) MOSFET