Datasheet > ADV3003ACPZ-R7

ADV3003ACPZ-R7

更新时间： 2024-11-24 03:17:55

品牌	Logo	应用领域
亚德诺 - ADI		商用集成电路
页数	文件大小	规格书
16页	773K
描述
HDMI/DVI TMDS Equalizer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADV3003ACPZ-R7 数据手册

HDMI/DVI TMDS Equalizer

ADV3003

FEATURES

FUNCTIONAL BLOCK DIAGRAM

PE_EN TX_EN

One input, one output HDMI/DVI high speed signal

equalizer/driver

PARALLEL

CONTROL

AVCC

ADV3003

Enables HDMI 1.3 receive-compliant input

Four TMDS channels per input/output

Supports 250 Mbps to 2.25 Gbps data rates

Supports 25 MHz to 225 MHz pixel clocks

Fully buffered unidirectional inputs/outputs

Equalized inputs for operation with long HDMI cables

(20 meters at 2.25 Gbps)

AVEE

VTTI

CONTROL

LOGIC

VTTO

–

IP[3:0]

IN[3:0]

OP[3:0]

ON[3:0]

BUFFER

HIGH SPEED BUFFERED

Pre-emphasized outputs

Figure 1.

Matched 50 Ω input and output on-chip terminations

Low added jitter

Transmitter disable feature

Reduces power dissipation

TYPICAL APPLICATION DIAGRAM

HDTV SET

MEDIA CENTER

SET-TOP BOX

DVD PLAYER

Disables input terminations

Single-supply operation (3.3 V)

Standards compliant: HDMI receiver, DVI

40-lead, 6 mm × 6 mm, RoHS-compliant LFCSP

HDMI

RECEIVER

GAME

CONSOLE

4:1 HDMI

SWITCH

ADV3003

APPLICATIONS

Multiple input displays

Advanced television set (HDTV) front panel connectors

HDMI/DVI cable extenders

BACK PANEL

CONNECTORS

FRONT PANEL

CONNECTOR

Figure 2.

GENERAL DESCRIPTION

PRODUCT HIGHLIGHTS

The ADV3003 is a 4-channel transition minimized differential

signaling (TMDS) buffer featuring equalized inputs and

pre-emphasized outputs. The ADV3003 features 50 Ω input

and output terminations, providing full-swing output signal

recovery and minimizing reflections for improved system

signal integrity. The ADV3003 is targeted at HDMI™/DVI

applications and is ideal for use in systems with long cable

runs, long PCB traces, and designs with interior cabling.

1. Supports data rates up to 2.25 Gbps, enabling 1080p deep

color (12-bit color) HDMI formats and greater than UXGA

(1600 × 1200) DVI resolutions.

2. The 12 dB input cable equalizer enables the use of long

cables at the input. For a typical 24 AWG cable, the

ADV3003 compensates for more than 20 meters at data

rates up to 2.25 Gbps.

3. The selectable 6 dB of output pre-emphasis allows the

ADV3003 to drive high loss output cables or long PCB traces.

4. Matched 50 Ω on-chip input and output terminations

improve system signal integrity.

5. An external control pin, PE_EN, sets the output

pre-emphasis to either 0 dB or 6 dB.

The ADV3003 is provided in a 40-lead, LFCSP, surface-mount,

RoHS-compliant, plastic package and is specified to operate

over the −40°C to +85°C temperature range.

6. An external control pin, TX_EN, simultaneously disables

both the transmitter and the on-chip input terminations.

This feature reduces the power dissipation of the ADV3003

and indicates to a connected source when the ADV3003 is

disabled.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rights of third parties that may result from its use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks and registeredtrademarks arethe property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Fax: 781.461.3113

www.analog.com

12 3 4 5 6 7...16

中文翻译

下载PDF

与ADV3003ACPZ-R7相关器件

型号	品牌	获取价格	描述	数据表
ADV3003-EVALZ	ADI	获取价格	HDMI/DVI TMDS Equalizer
ADV3200	ADI	获取价格	300 MHz, 32 × 32 Buffered Analog Crosspoint S
ADV3200ASWZ	ADI	获取价格	300 MHz, 32 × 32 Buffered Analog Crosspoint S
ADV3201	ADI	获取价格	300 MHz, 32 × 32 Buffered Analog Crosspoint S
ADV3201ASWZ	ADI	获取价格	300 MHz, 32 × 32 Buffered Analog Crosspoint S
ADV3202	ADI	获取价格	300 MHz, 32 × 16 Buffered Analog Crosspoint
ADV3202ASWZ	ADI	获取价格	300 MHz, 32 × 16 Buffered Analog Crosspoint
ADV3203	ADI	获取价格	300 MHz, 32 × 16 Buffered Analog Crosspoint
ADV3203ASWZ	ADI	获取价格	300 MHz, 32 × 16 Buffered Analog Crosspoint
ADV3205	ADI	获取价格	60 MHz, G = +2, 16 × 16

与ADV3003ACPZ-R7相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

ADV3003ACPZ-R7

ADV3003ACPZ-R7 数据手册

与ADV3003ACPZ-R7相关器件

与ADV3003ACPZ-R7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADV3003ACPZ-R7

ADV3003ACPZ-R7 数据手册

与ADV3003ACPZ-R7相关器件

与ADV3003ACPZ-R7相关文章

您还可以找

您在本页遇到什么问题？