5秒后页面跳转
ADS5546 PDF预览

ADS5546

更新时间: 2024-09-17 04:31:43
品牌 Logo 应用领域
德州仪器 - TI 输出元件双倍数据速率
页数 文件大小 规格书
50页 1577K
描述
14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS

ADS5546 数据手册

 浏览型号ADS5546的Datasheet PDF文件第2页浏览型号ADS5546的Datasheet PDF文件第3页浏览型号ADS5546的Datasheet PDF文件第4页浏览型号ADS5546的Datasheet PDF文件第5页浏览型号ADS5546的Datasheet PDF文件第6页浏览型号ADS5546的Datasheet PDF文件第7页 
ADS5546  
www.ti.com  
SLWS183CNOVEMBER 2005REVISED OCTOBER 2006  
14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS  
Power Amplifier Linearization  
802.16d/e  
Test and Measurement Instrumentation  
High Definition Video  
Medical Imaging  
FEATURES  
Maximum Sample Rate: 190 MSPS  
14-Bit Resolution  
No Missing Codes  
Total Power Dissipation 1.1 W  
Internal Sample and Hold  
73.2-dBFS SNR at 70-MHz IF  
87-dBc SFDR at 70-MHz IF, 0 dB gain  
Radar Systems  
DESCRIPTION  
ADS5546 is a high performance 14-bit, 190-MSPS  
A/D converter. It offers state-of-the art functionality  
and performance using advanced techniques to  
minimize board space. Using an internal sample and  
hold and low jitter clock buffer, the ADC supports  
both high SNR and high SFDR at high input  
frequencies. It features programmable gain options  
that can be used to improve SFDR performance at  
lower full-scale analog input ranges.  
Double Data Rate (DDR) LVDS and Parallel  
CMOS Output Options  
Programmable Gain up to 6 dB for SNR/SFDR  
Trade-Off at High IF  
Reduced Power Modes at Lower Sample  
Rates  
Supports input clock amplitude down to 400  
mVPP  
In a compact 48-pin QFN, the device offers fully  
differential LVDS DDR (Double Data Rate) interface  
while parallel CMOS outputs can also be selected.  
Flexible output clock position programmability is  
available to ease capture and trade-off setup for hold  
times. At lower sampling rates, the ADC can be  
operated at scaled down power with no loss in  
performance. ADS5546 includes an internal  
reference, while eliminating the traditional reference  
pins and associated external decoupling. The device  
also supports an external reference mode.  
Clock Duty Cycle Stabilizer  
No External Reference Decoupling Required  
Internal and External Reference Support  
Programmable Output Clock position to ease  
data capture  
3.3-V Analog and Digital Supply  
48-QFN Package (7 mm × 7 mm)  
APPLICATIONS  
The device is specified over the industrial  
temperature range (-40°C to 85°C).  
Wireless Communications Infrastructure  
Software Defined Radio  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2005–2006, Texas Instruments Incorporated  

ADS5546 替代型号

型号 品牌 替代类型 描述 数据表
ADS5525 TI

功能相似

12-BIT, 170 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5545 TI

功能相似

14-BITS, 170 MSPS ADC WITH LVDS/CMOS OUTPUTS

与ADS5546相关器件

型号 品牌 获取价格 描述 数据表
ADS5546IRGZ25 TI

获取价格

1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48, 7 X 7 MM, GREEN, PLASTIC, QFN
ADS5546IRGZR TI

获取价格

14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5546IRGZRG4 TI

获取价格

14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5546IRGZT TI

获取价格

14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5546IRGZTG4 TI

获取价格

14-BIT, 190 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547 TI

获取价格

14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547_07 TI

获取价格

14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547IRGZR TI

获取价格

14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547IRGZRG4 TI

获取价格

14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS
ADS5547IRGZT TI

获取价格

14-BIT, 210 MSPS ADC WITH DDR LVDS/CMOS OUTPUTS