Datasheet > ADG5243FBRUZ

ADG5243FBRUZ

更新时间： 2024-11-29 01:15:35

品牌	Logo	应用领域
亚德诺 - ADI		光电二极管
页数	文件大小	规格书
30页	635K
描述
User Defined Fault Protection and Detection, 0.8 pc QINJ, Triple SPDT

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADG5243FBRUZ 数据手册

User Defined Fault Protection and

Detection, 0.8 pC Q_INJ, Triple SPDT

Data Sheet

ADG5243F

FEATURES

FUNCTIONAL BLOCK DIAGRAM

User defined supplies set overvoltage level

Overvoltage protection up to −55 V and +55 V

Power-off protection up to −55 V and +55 V

Overvoltage detection on source pins

Minimum secondary supply level: 4.5 V single-supply

Interrupt flags indicate fault status

ADG5243F

S1A

S1B

S3B

S3A

S2B

S2A

Low charge injection (Q_INJ): 0.8 pC

FAULT

Low drain/source on capacitance: 10 pF

Latch-up immune under any circumstance

Known state without digital inputs present

DETECTION

AND SWITCH

DRIVER

_SSto V_DDanalog signal range

5 V to 22 V dual supply operation

8 V to 44 V single-supply operation

Fully specified at 15 V, 20 V, +12 V, and +36 V

NOTES

1. SWITCHES SHOWN FOR INPUT LOGIC 1.

Figure 1.

APPLICATIONS

Analog input/output modules

Process control/distributed control systems

Data acquisition

Instrumentation

Avionics

Automatic test equipment

Communication systems

Relay replacement

GENERAL DESCRIPTION

The ADG5243F comprises three independently selectable, single-

pole/double-throw (SPDT) switches. All channels exhibit break-

before-make switching action that prevents momentary shorting

The low capacitance and charge injection of these switches

make them ideal solutions for data acquisition and sample-and-

hold applications, where low glitch switching and fast settling

times are required.

when switching channels. An

input enables or disables the

device. When disabled, all channels are switched off. Each switch

conducts equally well in both directions when on, and each

switch has an input signal range that extends to the supplies.

The primary supply voltages define the on-resistance profile,

whereas the secondary supply voltages define the voltage level at

which the overvoltage protection engages.

Note that, throughout this data sheet, multifunction pins, such

as IN1/F1, are referred to either by the entire pin name or by a

single function of the pin, for example, IN1, when only that

function is relevant.

PRODUCT HIGHLIGHTS

1. The source pins are protected against voltages greater than

the secondary supply rails, up to −55 V and +55 V.

2. The source pins are protected against voltages between

−55 V and +55 V in an unpowered state.

3. Overvoltage detection with the digital output indicates the

operating state of the switches.

When no power supplies are present, the channel remains in the

off condition, and the switch inputs are high impedance. Under

normal operating conditions, if the analog input signal levels on

any Sx pin exceed the positive fault voltage (POSFV) or the

negative fault voltage (NEGFV) by a threshold voltage (V_T), the

channel turns off and that Sx pin becomes high impedance. If

the switch is selected to be on, then the drain pin is pulled to the

secondary supply voltage that was exceeded. Input signal levels up

to −55 V or +55 V relative to ground are blocked, in both the

powered and unpowered conditions.

4. Trench isolation guards against latch-up.

5. Optimized for low charge injection and on-capacitance.

6. The ADG5243F can be operated from a dual supply of 5 V

to 22 V or a single power supply of 8 V to 44 V.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other

rightsof third parties that may result fromits use. Specifications subject to change without notice. No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarks andregisteredtrademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

Technical Support

www.analog.com

12 3 4 5 6 7...30

中文翻译

下载PDF

与ADG5243FBRUZ相关器件

型号	品牌	获取价格	描述	数据表
ADG5243FBRUZ-RL7	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pc QINJ, Triple SPDT
ADG5248F	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8-1/Dual 4-1 Multiplexers
ADG5248FBCPZ-RL7	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8:1 Multiplexer
ADG5248FBRUZ	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8:1 Multiplexer
ADG5248FBRUZ-RL7	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8:1 Multiplexer
ADG5249F	ADI	获取价格	故障保护和检测、0.8 pC QINJ、双通道4:1多路复用器
ADG5249FBRUZ	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8-1/Dual 4-1 Multiplexers
ADG5249FBRUZ-RL7	ADI	获取价格	User Defined Fault Protection and Detection, 0.8 pC QINJ, 8-1/Dual 4-1 Multiplexers
ADG526	ADI	获取价格	CMOS LATCHED 8/16 CHANNEL ANALOG MULTIPLEXERS
ADG526A	ADI	获取价格	LATCHED 8/16 CHANNEL ANALOG MULTIPLEXERS

与ADG5243FBRUZ相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

37
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

65
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

ADG5243FBRUZ

ADG5243FBRUZ 数据手册

与ADG5243FBRUZ相关器件

与ADG5243FBRUZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADG5243FBRUZ

ADG5243FBRUZ 数据手册

与ADG5243FBRUZ相关器件

与ADG5243FBRUZ相关文章

您还可以找

您在本页遇到什么问题？