6.8 GHz Wideband Synthesizer
with Integrated VCO
Data Sheet
ADF4356
FEATURES
GENERAL DESCRIPTION
RF output frequency range: 53.125 MHz to 6800 MHz
Integer channel: −227 dBc/Hz
Fractional channel: −225 dBc/Hz
Integrated RMS jitter (1 kHz to 20 MHz): 97 fs for 6 GHz output
Fractional-N synthesizer and integer-N synthesizer
Pin compatible to the ADF4355
The ADF4356 allows implementation of fractional-N or integer-N
phase-locked loop (PLL) frequency synthesizers when used with
an external loop filter and an external reference frequency. A series
of frequency dividers at another frequency output permits
operation from 53.125 MHz to 6800 MHz.
The ADF4356 has an integrated VCO with a fundamental
output frequency ranging from 3400 MHz to 6800 MHz. In
addition, the VCO frequency is connected to divide by 1, 2, 4, 8,
16, 32, or 64 circuits that allow the user to generate RF output
frequencies as low as 53.125 MHz. For applications that require
isolation, the RF output stage can be muted. The mute function
is both pin- and software-controllable.
High resolution, 52-bit modulus
Phase frequency detector (PFD) operation to 125 MHz
Reference input frequency operation to 600 MHz
Maintains frequency lock over −40°C to +85°C
Low phase noise, voltage controlled oscillator (VCO)
Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
Analog and digital power supplies: 3.3 V
Charge pump and VCO power supplies: 5.0 V typical
Logic compatibility: 1.8 V
Control of all on-chip registers is through a simple 3-wire interface.
The ADF4356 operates with analog and digital power supplies
ranging from 3.15 V to 3.45 V, with charge pump and VCO
supplies from 4.75 V to 5.25 V. The ADF4356 also contains
hardware and software power-down modes.
Programmable output power level
RF output mute function
Supported in the ADIsimPLL design tool
APPLICATIONS
Wireless infrastructure (LTE, W-CDMA, TD-SCDMA,
WiMAX, GSM, PCS, DCS)
Point to point/point to multipoint microwave links
Satellites/VSATs
Test equipment/instrumentation
Clock generation
FUNCTIONAL BLOCK DIAGRAM
V
RF
CE
DV
AV
DV
V
V
DD
DD
DD
P
VCO
MULTIPLEXER
MUXOUT
10-BIT R
COUNTER
÷2
DIVIDER
REF
REF
A
B
×2
IN
DOUBLER
LOCK
DETECT
IN
C
C
REG1
REG2
CLK
DATA
LE
DATA REGISTER
FUNCTION
LATCH
CHARGE
PUMP
CP
OUT
PHASE
COMPARATOR
V
V
TUNE
REF
V
V
VCO
CORE
BIAS
REGVCO
INTEGER
VALUE
FRACTION
VALUE
MODULUS
VALUE
RF
RF
A+
A–
OUT
OUT
OUTPUT
STAGE
THIRD-ORDER
FRACTIONAL
INTERPOLATOR
÷1/2/4/8/16/
32/64
PDB
RF
RF
RF
B+
B–
OUTPUT
STAGE
OUT
OUT
N COUNTER
MULTIPLEXER
ADF4356
A
SD
GND
CP
A
A
GNDVCO
GND
GND
GNDRF
Figure 1.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2016–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com